Switching capacitor generation circuit
AssigneeFujitsu Semiconductor Limited
InventorKazuhiro Tomita
Life of this patent
Estimating the term…
Abstract
A switching capacitor generation circuit which reduces the on-resistance and parasitic capacitance of a switch element and improves the operation properties of the switch element. The switching capacitor generation circuit, which has first and second output terminals, includes a first capacitor coupled to the first output terminal, a second capacitor coupled to the second output terminal, and a single switch element coupled between the first and the second capacitors.
Claims20
A switching capacitor generation circuit including first and second output terminals, the switching capacitor generation circuit comprising:
- a first capacitor coupled to the first output terminal;
- a second capacitor coupled to the second output terminal;
- a single switch element comprising a first terminal coupled to the first capacitor and a second terminal coupled to the second capacitor;
- a first bias element which biases the first terminal and the second terminal to a high potential power supply voltage when the single switch element is deactivated;
- and
- a second bias element which biases the first terminal and the second terminal to a low potential power supply voltage when the single switch element is activated.
A switching capacitor generation circuit including first and second output terminals, the switching capacitor generation circuit comprising:
- a first capacitor coupled to the first output terminal;
- a second capacitor coupled to the second output terminal;
- a first transistor of a first conductivity type having a first terminal coupled to the first capacitor, a second terminal coupled to the second capacitor, and a first control terminal;
- a second transistor of the first conductivity type, the second transistor having a third terminal coupled to the first terminal of the first transistor, a fourth terminal coupled to a low potential power supply, and a second control terminal coupled to the first control terminal of the first transistor;
- a third transistor of the first conductivity type, the third transistor having a fifth terminal coupled to the second terminal of the first transistor, a sixth terminal coupled to the low potential power supply, and a third control terminal coupled to the first control terminal of the first transistor;
- a fourth transistor of a second conductivity type, the fourth transistor having a seventh terminal, an eighth terminal coupled to a high potential power supply, and a fourth control terminal coupled to the first control terminal of the first transistor;
- a fifth transistor of the second conductivity type, the fifth transistor having a ninth terminal, a tenth terminal coupled to the high potential power supply, and a fifth control terminal coupled to the first control terminal of the first transistor;
- a first resistor coupled between the second transistor and the fourth transistor;
- and
- a second resistor coupled between the third transistor and the fifth transistor.
A switching capacitor generation circuit including first and second output terminals, the switching capacitor generation circuit comprising:
- a first capacitor coupled, to the first output terminal;
- a second capacitor coupled to the second output terminal;
- a first transistor of a first conductivity type having a first terminal coupled to the first capacitor, a second terminal coupled to the second capacitor, and a first control terminal;
- a second transistor of the first conductivity type, the second transistor having a third terminal coupled to the first terminal of the first transistor, a fourth terminal coupled to a low potential power supply, and a second control terminal coupled to the first control terminal of the first transistor;
- a third transistor of the first conductivity type, the third transistor having a fifth terminal coupled to the second terminal of the first transistor, a sixth terminal coupled to the low potential power supply, and a third control terminal coupled to the first control terminal of the first transistor;
- a fourth transistor of a second conductivity type, the fourth transistor having a seventh terminal coupled to the third terminal of the second transistor, an eighth terminal coupled to a high potential power supply, and a fourth control terminal;
- and
- a fifth transistor of the second conductivity type, the fifth transistor having a ninth terminal coupled to the fifth terminal of the third transistor, a tenth terminal coupled to the high potential power supply, and a fifth control terminal coupled to the fourth control terminal of the fourth transistor.
Dependencies are inferred from the claim text.