Capacitor device providing sufficient reliability
AssigneeFujitsu Limited
InventorsJohn D. Baniecki, Masatoshi Ishii, Kazuaki Kurihara
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsJohn D. Baniecki, Masatoshi Ishii, Kazuaki Kurihara
Estimating the term…
A capacitor device includes a dielectric layer configured to have a composition represented as (Ba1−x, Srx)Ti1−zScyO3+δ (0<x<1, 0.01<z<0.3, 0.005<y<0.02, −0.5<δ<0.5) and an in-plane deformation ∈ of crystal that satisfies −0.4<∈<0.4, an upper electrode and a lower electrode that are placed on respective sides of the dielectric layer, and a substrate on which the upper electrode, the lower electrode, and the dielectric layer are disposed.
A capacitor device, comprising:
A semiconductor device, comprising:
A method of making a capacitor device, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Ferroelectric ram [feram] devices comprising ferroelectric memory capacitors
Making the capacitor or connections thereto: the capacitor extending over the transistor
Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors: characterised by the memory core region
Capacitors having no potential barriers: having dielectrics comprising perovskite structures
About 3 years 7 months of term left · ends 23 May 2030 (estimated)
The present application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2007-045550 filed on Feb. 26, 2007, with the Japanese Patent Office, the entire contents of which are incorporated herein by reference.
1. Field of the Invention
The disclosures herein relate to a capacitor device having a ferroelectric layer, a semiconductor device having such a capacitor device, and a method of manufacturing such a capacitor device.
Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings, in which:
FIG. 1 is a drawing showing differences in the in-plane deformation of crystal depending on the presence/absence of Sc addition;
FIG. 2 is a drawing showing the results of analysis performed by using XRF on a ferroelectric layer;
A capacitor device according to an embodiment of the present invention includes a dielectric layer (ferroelectric layer), an upper electrode and lower electrode that are respectively placed on and beneath the dielectric layer, and a substrate for supporting the upper electrode, the lower electrode, and the dielectric layer.
The crystal that constitutes the dielectric layer (ferroelectric layer) has a perovskite structure. The perovskite structure is represented by the general expression “ABO3”. The perovskite structure ideally has a unit lattice of a cubic system, with metal A situated at the vertexes of a cubical crystal, metal B situated at the body center, and oxide O situated at each face center of the cubical crystal surrounding the metal B. The above-noted structure is known to transform easily.
The inventors of the present invention found that when Sc was added to barium strontium titanate having a perovskite structure to form a dielectric layer by use of a particular Sc-modified composition, the relative permittivity of the dielectric layer increased so as to be able to increase its volume density. In this case, further, the leak current in the dielectric layer decreased, and tan δ (dielectric tangent) decreased, resulting in the improvement of reliability of the produced capacitor.