Virtual architectures in a parallel processing environment
AssigneeMassachusetts Institute of Technology
InventorsAnant Agarwal, David Wentzlaff
Life of this patent
Estimating the term…
Abstract
An integrated circuit includes a plurality of processor core. Processing instructions in the integrated circuit includes: managing a plurality of sets of processor cores, each set including one or more processor cores assigned to a function associated with executing instructions; and reconfiguring the number of processor cores assigned to at least one of the sets during execution based on characteristics associated with executing the instructions.
Claims21
A method for emulating a guest instruction set architecture on an integrated circuit, the integrated circuit comprising a plurality of processor cores associated with a host instruction set architecture, the method comprising:
- receiving guest instructions of the guest instruction set architecture;
- executing each of a plurality of host processes on a respective set of one or more processor cores;
- a first set of one or more processor cores executing a first host process providing a high level translation function on one or more of the guest instructions to generate one or more high level instructions;
- a second set of one or more processor cores executing a second host process providing a low level translation function on one or more high level instructions to generate one or more low level host instructions of the host instruction set architecture;
- providing first high level instructions generated by the first host process from a first set of one or more guest instructions to the second host process to generate first low level host instructions, and providing second high level instructions generated by the first host process from a second set of one or more guest instructions to the second host process to generate second low level host instructions, and
- providing the low level host instructions to a runtime-execution system in one or more of the processor cores to execute the guest instructions.
Dependencies are inferred from the claim text.