Image sensor with compact pixel layout
AssigneeIntellectual Ventures II LLC
InventorJaroslav Hynecek
Life of this patent
Estimating the term…
Abstract
Solid-state image sensors, specifically image sensor pixels, which have three or four transistors, high sensitivity, low noise, and low dark current, are provided. The pixels have separate active regions for active components, row-shared photodiodes and may also contain a capacitor to adjust the sensitivity, signal-to-noise ratio and dynamic range. The low dark current is achieved by using pinned photodiodes.
Claims28
An image sensor having a plurality of pixels arranged in an array of rows and columns, the image sensor comprising:
- a first active region including first and second photodiodes and a common floating diffusion node shared by the first and second photodiodes, wherein each of the first and second photodiodes is assigned for a different row of pixels;
- a second active region separate from the first active region, wherein the second active region includes a reset transistor;
- and
- a polysilicon bus coupled to both the common floating diffusion node and a source of the reset transistor.
An image sensor having a plurality of pixels arranged in an array of rows and columns, the image sensor comprising:
- a first active region including first and second photodiodes and a common floating diffusion node shared by the first and second photodiodes, wherein each of the first and second photodiodes is assigned for a different row of pixels;
- a second active region including a reset transistor;
- a third active region including a drive transistor;
- and
- a polysilicon bus coupled to both the common floating diffusion node and a source of the reset transistor.
An image sensor comprising:
- a first active region including first and second photodiodes and a common floating diffusion node shared by the first and second photodiodes;
- a second active region separated from the first active region, wherein the second active region includes a reset transistor;
- and
- a polysilicon bus coupled to the common floating diffusion node.
Dependencies are inferred from the claim text.