Package and semiconductor device for preventing occurrence of false connection
AssigneePanasonic Electric Works SUNX Co., Ltd.
InventorsTsuyoshi Inui, Hideo Kado, Yoshinobu Kawamoto
Life of this patent
Estimating the term…
Loading patent…
AssigneePanasonic Electric Works SUNX Co., Ltd.
InventorsTsuyoshi Inui, Hideo Kado, Yoshinobu Kawamoto
Estimating the term…
A package has a base substrate that is a metal plate electrically connected to one electrode of a UV-ray light emitting diode and a cover substrate that is a metal plate electrically connected to the other electrode and that is stacked on the base substrate. A plurality of packages are mounted on a header such that center lines of the base substrates extending in their widthwise directions are aligned to each other. The cover substrates are arranged asymmetrical with respect to the longitudinal center line of the base substrates so as to traverse the center line. When mounted on the header, the packages are arranged such that positions of the cover substrates are staggered with respect to the center line. Moreover, the base substrate of one of the adjacent packages and the cover substrate of the other adjacent package are connected together by a connection plate fastened to the base substrates and the cover substrate by connection screws.
A package mounted in plural on a mount surface of a support base, housing a semiconductor element, comprising:
Dependencies are inferred from the claim text.