Semiconductor device and manufacturing method thereof
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsHideto Ohnuma, Shigeharu Monoe, Shunpei Yamazaki
Life of this patent
Estimating the term…
Loading patent…
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsHideto Ohnuma, Shigeharu Monoe, Shunpei Yamazaki
Estimating the term…
The present invention provides a TFT including at least one LDD region in a self-alignment manner without forming a sidewall spacer and increasing the number of manufacturing steps. A photomask or a reticle provided with an assist pattern that is formed of a diffraction grating pattern or a semi-transmitting film and has a function of reducing light intensity is employed in a photolithography step of forming a gate electrode, an asymmetrical resist pattern having a region with a thick thickness and a region with a thickness thinner than that of the above region on one side is formed, a gate electrode having a stepped portion is formed, and an LDD region is formed in a self-alignment manner by injecting an impurity element to the semiconductor layer through the region with a thin thickness of the gate electrode.
A method for manufacturing a semiconductor device, the method comprising the steps of:
A method for manufacturing a semiconductor device, the method comprising the steps of:
A method for manufacturing a semiconductor device, the method comprising the steps of:
Dependencies are inferred from the claim text.