System and method for data synchronization for a computer architecture for broadband networks
AssigneeSony Computer Entertainment Inc.
InventorsMasakazu Suzuoki, Takeshi Yamazaki
Life of this patent
Estimating the term…
Loading patent…
AssigneeSony Computer Entertainment Inc.
InventorsMasakazu Suzuoki, Takeshi Yamazaki
Estimating the term…
A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A processing system for processing computer tasks is also provided. A first processor is of a first processor type and a number of second processors are of a second processor type. One of the second processors manages process scheduling of computing tasks by providing tasks to at least one of the first and second processors.
A processing system for processing computing tasks, comprising:
A processing system for processing computing tasks, comprising:
A processing system for processing computing tasks, comprising:
A method of processing computing tasks in a processing system, the processing system including a first processor of a first processor type and a plurality of second processors of a second processor type operatively connected to the first processor, the method comprising:
A method of processing computing tasks in a processing system, the processing system including a first processor of a first processor type and a plurality of second processors of a second processor type operatively connected to the first processor, the method comprising:
A method of processing computing tasks in a processing system, the processing system including a first processor of a first processor type and a plurality of second processors of a second processor type operatively connected to the first processor, the method comprising:
Dependencies are inferred from the claim text.