Recoverable machine check handling
AssigneeInternational Business Machines Corporation
InventorsYu-Cheng Hsu, John N. McCauley, Juan J. Ruiz, William G. Sherman, Cheng-Chung Song
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsYu-Cheng Hsu, John N. McCauley, Juan J. Ruiz, William G. Sherman, Cheng-Chung Song
Estimating the term…
A technique for handling hardware errors in a computing system, such as a data storage facility, while avoiding a system crash. An interface is registered with an operating system of the computing system to process hardware errors. When a hardware error is detected, the interface checks an error register to identify the adapter that likely causes the error, and quarantines, e.g., blocks off, the offending adapter from the computing system. The interface then notifies the operating system that the error has been handled, thereby causing the operating system to bypass a system crash that would otherwise occur. The interface can be provided as a kernel extension of a device driver associated with the operating system.
A method for deploying computing infrastructure, comprising integrating computer-readable code into a computing system having a plurality of hardware adapters, where the code in combination with the computing system processes hardware errors of the hardware adapters by performing a method comprising:
A non-transitory storage device tangibly embodying a program of instructions executable by at least one processor to perform a method for processing hardware errors in a computing system having a plurality of hardware adapters, the method comprising:
A method for deploying computing infrastructure, comprising integrating computer-readable code into a computing system having a plurality of hardware adapters, where the code in combination with the computing system processes hardware errors of the hardware adapters by performing a method comprising:
A non-transitory device tangibly embodying a program of instructions executable by at least one processor to perform a method for processing hardware errors in a computing system having a plurality of hardware adapters, the method comprising:
A data storage facility, comprising:
Dependencies are inferred from the claim text.