Interface structure of wafer test equipment
AssigneeSamsung Electronics Co., Ltd.
InventorsSang-hoon Lee, Chang-woo Ko, Young-soo An, Se-jang Oh
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsSang-hoon Lee, Chang-woo Ko, Young-soo An, Se-jang Oh
Estimating the term…
A wafer test equipment system includes a performance board connected to a tester head of a tester. A universal block printed circuit board is positioned on the performance board, directly connecting a plurality of normal signal lines to a probe card and dividing each of a plurality of power signal lines into multiple paths and connecting them to the probe card. A cable assembly transfers the normal signal lines and the power signal lines between the universal block printed circuit board and the tester head. The cable assembly is soldered directly to the universal block printed circuit board in a perpendicular direction through a center portion of the performance board. A probe card is removably secured to the performance board including the universal block printed circuit board. The probe card includes an interposer on an upper surface thereof, a ceramic multi-layer substrate positioned below the interposer, and a plurality of needles positioned below the ceramic multi-layer substrate on a lower surface thereof opposite the upper surface.
A wafer test equipment system, comprising:
A wafer test equipment system, comprising:
A wafer test equipment system, comprising:
A wafer test equipment system, comprising:
A wafer test equipment system, comprising:
Dependencies are inferred from the claim text.