Fabricating and operating a memory array having a multi-level cell region and a single-level cell region
AssigneeSanDisk Technologies LLC
InventorsFumitoshi Ito, Shinji Sato
Life of this patent
Estimating the term…
Abstract
Techniques are disclosed herein for applying different process steps to single-level cell (SLC) blocks in a memory array than to multi-level cell (MLC) blocks such that the SLC blocks will have high endurance and the MLC blocks will have high reliability. In some aspects, different doping is used in the MLC blocks than the SLC blocks. In some aspects, different isolation is used in the MLC blocks than the SLC blocks. Techniques are disclosed that apply different read parameters depending on how many times a block has been programmed/erased. Therefore, blocks that have been cycled many times are read using different parameters than blocks that have been cycled fewer times.
Claims15
A non-volatile storage system, comprising:
- a memory array having a first region including a first plurality of non-volatile storage elements having source drain regions having a first concentration of ions, the non-volatile storage elements in the first region having a second concentration of ions near the source/drain regions, the conductivity type of the first concentration is opposite the conductivity type of the second concentration;
- the memory array having a second region including a second plurality of non-volatile storage elements having source drain regions having a third concentration of ions, the non-volatile storage elements in the second region having a fourth concentration of zero or more ions near the source/drain regions, either the first concentration of ions is less than the third concentration of ions or the second concentration of ions is greater than the fourth concentration of ions.
A non-volatile storage system, comprising:
- a first plurality of NAND strings of non-volatile storage elements in a first region of a memory array, the first region is for multi-level non-volatile storage elements;
- a second plurality of NAND strings of non-volatile storage elements in a second region of the memory array, the second region is for single-level non-volatile storage elements;
- first shallow trench isolation structures that separate adjacent ones of the first plurality of NAND strings;
- and
- second shallow trench isolation structures that separate adjacent ones of the second plurality of NAND strings, the first shallow trench isolation structures have a deep etch back and the second shallow trench isolation structures have a shallow etch back.
Dependencies are inferred from the claim text.