Back to results
US 8,020,080 B2Granted
Receive circuit
AssigneeSTMicroelectronics S.r.l.
InventorsJacques Meyer, Bruno Paille
Life of this patent
Estimating the term…
Abstract
A method and a circuit for decoding a coded signal including a first decoding system capable of receiving the coded signal and of providing a first signal comprising portions considered correct and a second decoding system capable of providing a second signal from the coded signal and from portions considered correct of the first signal.
Claims22
A receive apparatus comprising:
- first and second receive channels configured to receive first and second distinct modulated and coded signals, the first receive channel comprising a first demodulator capable of receiving the first modulated and coded signal and of providing a first coded signal to a first decoding system and the second receive channel comprising a second demodulator coupled to a second decoding system, the first decoding system being capable of receiving the first coded signal and of providing a first decoded signal comprising portions considered correct;
- a delay device having an input connected to the input or the output of the first demodulator;
- a multiplexer with two inputs and one output, a first input of the multiplexer being coupled to the delay device and a second input of the multiplexer coupled to the output of the second demodulator or configured to receive a second modulated and coded signal, the output of the multiplexer being coupled to the input of the second demodulator or the input of the second decoding system;
- a control device comprising means for generating a corrected signal from signals provided by the first decoding system and means for controlling the second decoding system and/or the second demodulator;
- and
- a circuit capable of providing a selection signal controlling the multiplexer and the control device, wherein, when the selection signal is positioned to let through the signal provided by the delay device, the second decoding system and/or the second demodulator are capable of providing a second decoded signal from the first coded signal or the first modulated and coded signal and from the portions considered correct of the first decoded signal.
3 more elements
A method of receiving coded signals, the method comprising:
- receiving, on a first receive channel of a receive apparatus, a first coded signal;
- first decoding, on the first receive channel, the first coded signal to provide a first decoded signal;
- selectably receiving, on a second receive channel of the receive apparatus, a second coded signal distinct from the first coded signal or a first channel signal that is based upon the first decoded signal from the first receive channel;
- and
- second decoding, in the second receive channel, the first channel signal responsive to selectably receiving the first channel signal;
- identifying first portions of the first decoded signal as correctly decoded;
- identifying second portions of the first decoded signal as incorrectly decoded;
- configuring, by a control circuit, the second receive channel to receive the first channel signal responsive to detection of at least one correctly decoded first portion of the first decoded signal;
- and
- configuring, by a control circuit, the second receive channel to receive a delayed first coded signal responsive to detection of at least one incorrectly decoded second portion of the first decoded signal;
- and
- wherein the control circuit comprises a multiplexor for the acts of configuring.
9 more elements
A receiver comprising:
- a first receive channel configured to receive a first coded signal;
- a second receive channel selectably configurable to receive a second coded signal distinct from the first coded signal or a first channel signal that is based upon a first decoded signal from the first receive channel;
- and
- means for decoding, in the second receive channel, the first channel signal responsive to selectably receiving the first channel signal, wherein the means for decoding comprises:
- at least one multiplexer;
- a control circuit coupled to the at least one multiplexer;
- a first decoder coupled to an output of the at least one multiplexer;
- and a second decoder coupled to the first decoder;
- and
- wherein the first channel signal includes validity bits identifying first portions of the first decoded signal as correctly decoded and second portions of the first decoded signal as incorrectly decoded, and the control circuit is adapted to configure the at least one multiplexer to admit or not admit portions of the first channel signal based upon values of the validity bits.
7 more elements
Dependencies are inferred from the claim text.