Method and apparatus for correcting data errors
AssigneeInternational Business Machines Corporation
InventorsChristopher Michael Abernathy, Todd Alan Venton
Life of this patent
Estimating the term…
Abstract
The illustrative embodiments provide a computer implemented method and an apparatus for correcting data errors. An error correction unit receives data from a register. Responsive to receiving the data from the register, the error correction unit determines whether an error is present in the data. Responsive to identifying the error in the data, the error correction unit corrects the data to form corrected data. Responsive to correcting the error in the data, the error correction unit notifies a counter in the register to update.
Claims8
A computer implemented method in an error correction unit for correcting data errors, the method comprising:
- receiving, by the error correction unit, data from a first register;
- responsive to receiving the data from the first register, determining, by the error correction unit, whether an error is present in the data;
- responsive to identifying the error in the data, correcting, by the error correction unit, the error in the data to form corrected data;
- responsive to correcting the error in the data, notifying, by the error correction unit, a counter in the first register to update;
- responsive to reaching a counter threshold, deactivating the first register;
- and
- responsive to deactivating the first register, routing instructions to a second register.
An apparatus comprising:
- a first register comprising data;
- an error correction unit coupled to the register, wherein the error correction unit corrects the data to form corrected data in response to identifying an error in the data;
- and
- a counter coupled to the error correction unit, wherein the counter is notified when the error correction unit sends the corrected data to the register;
- an execution unit coupled to the first register, wherein the execution unit executes a corresponding instruction using the data;
- and
- a second register to which the execution unit routes all subsequent instructions in a series of instructions from the first register in response to the first register being deactivated, and wherein the first register is deactivated when a counter threshold is reached.
Dependencies are inferred from the claim text.