Method for power reduction and a device having power reduction capabilities
AssigneeFreescale Semiconductor, Inc.
InventorsMichael Priel, Dan Kuzmin, Anton Rozen, Leonid Smolyanski
Life of this patent
Estimating the term…
Loading patent…
AssigneeFreescale Semiconductor, Inc.
InventorsMichael Priel, Dan Kuzmin, Anton Rozen, Leonid Smolyanski
Estimating the term…
A method for power reduction, the method includes determining whether to power down the at least portion of the component in response to a relationship between an estimated power gain and an estimated power loss resulting from powering down the at least portion of the component during the low power mode, and selectively providing power to at least a portion of a component of an integrated circuit during a low power mode. A device having power reduction capabilities, the device includes power switching circuitry, and a power management circuitry adapted to determine whether to power down at least the portion of the component during a low power mode in response to a relationship between an estimated power gain and an estimated power loss resulting from powering down the at least portion of the component during the low power.
A method for power reduction, the method comprises:
A device having power reduction capabilities, the device comprises:
A method for power reduction, the method comprises:
Dependencies are inferred from the claim text.