Method and apparatus for performing incremental delay annotation
AssigneeAltera Corporation
InventorsDerek So, Chris Wysocki
Life of this patent
Estimating the term…
Abstract
A method for designing a system on a target device includes identifying components and routing connections impacted by incremental design changes made to a system design. New information is computed to annotate delays for the components and routing connections identified. Delays previously computed for components and routing connections are utilized to annotate delays for components and routing connections that have not been impacted by the changes made to the system design.
Claims27
A method for designing a system on a target device, comprising:
- identifying components and routing connections impacted by incremental design changes made to a system design;
- and
- computing new information to annotate delays for the components and routing connections identified based on parasitic capacitance loading while utilizing delays previously computed for components and routing connections to annotate delays for components and routing connections that have not been impacted by the incremental design changes made to the system design, wherein at least one of the identifying and computing procedures is performed by a processor.
A method for designing a system on a target device, comprising:
- annotating delays for components and routing connections in a first system design;
- performing incremental placement and routing changes on the first system design to form a second system design;
- identifying a routing connection that has been modified;
- identifying a resource outside the routing connection that is capable of driving a resource on the routing connection;
- designating components and routing connections on the second system design driven by the resource outside the routing connection as having parasitic capacitive loading changed;
- and
- re-annotating delays for components and routing connections in the second system design that have parasitic capacitive loading changed, wherein at least one of the annotating performing, identifying, designating, and re-annotating procedures is performed by a processor.
An article of manufacture comprising a non-transitory machine accessible medium including sequences of instructions, the sequences of instructions including instructions which when executed cause a machine to perform:
- identifying components and routing connections impacted by incremental design changes made to a system design;
- and
- computing new information to annotate delays for the components and routing connections identified based on parasitic capacitance loading while utilizing delays previously computed for components and routing connections to annotate delays for components and routing connections that have not been impacted by the incremental design changes made to the system design.
Dependencies are inferred from the claim text.