Verification supporting apparatus, verification supporting method, and computer product
AssigneeFujitsu Limited
InventorsAkio Matsuda, Ryosuke Oishi, Koichiro Takayama, Tsuneo Nakata, Rafael Kazumiti Morizawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorsAkio Matsuda, Ryosuke Oishi, Koichiro Takayama, Tsuneo Nakata, Rafael Kazumiti Morizawa
Estimating the term…
In a verification supporting apparatus, a recording unit records a DIRW matrix in which a state transition possibly occurring in a register of a circuit to be verified and information concerning validity of a path corresponding to the state transition are set and an acquiring unit acquires a control data flow graph that includes a control flow graph having a data flow graph written therein. When a register is designated for verification, a data flow graph having described therein the designated register is extracted from the control data flow graph. From the data flow graph extracted, a path indicating the flow of data concerning the register is extracted. The state transition of the path extracted is identified and if the state transition is determined to be is set in the DIRW matrix, information concerning the validity set in the DIRW matrix and the path are correlated, and output.
A non-transitory computer-readable recording medium storing therein a verification supporting program that causes a computer to execute:
A verification supporting apparatus comprising:
Dependencies are inferred from the claim text.