Apparatus and method for decoding bursts of coded information
AssigneeFreescale Semiconductor, Inc.
InventorChristopher J. Becker
Life of this patent
Estimating the term…
Abstract
A decoding circuit includes a mixed modulation memory access circuit responsive to burst rejection information. The mixed modulation memory access circuit selectively accesses burst memory locations containing a valid burst of coded bits. The mixed modulation memory access circuit selectively avoids accessing burst memory locations containing a rejected burst of coded bits based on the burst rejection information. In one example, the mixed modulation memory access circuit accesses the valid burst when the burst rejection information indicates that the memory location contains valid bursts. In one example, the mixed modulation memory access circuit generates zero confidence information when the burst rejection information indicates that the memory location contains rejected bursts.
Claims22
A decoding circuit, comprising:
- a mixed modulation memory access circuit, responsive to burst rejection information, that is operative to selectively access burst memory locations containing a valid burst of coded bits and to avoid accessing burst memory locations containing a rejected burst of coded bits based on the burst rejection information.
A mixed modulation decoding circuit, comprising:
- a processor that includes a burst rejection generator that is operative to generate burst rejection information based on a modulation type for each burst of coded bits of a logical channel;
- and
- a decoding circuit that is operative to generate decoded information by selectively accessing burst memory locations containing a valid burst of coded bits and by avoiding accessing burst memory locations containing a rejected burst of coded bits based on the burst rejection information.
A decoding method, comprising:
- selectively accessing burst memory locations containing a valid burst of coded bits and avoiding accessing burst memory locations containing a rejected burst of coded bits based on burst rejection information.
Dependencies are inferred from the claim text.