Back to results
US 8,014,208 B1Granted
Erase verification for flash memory
AssigneeMicron Technology, Inc.
InventorsGianfranco Ferrante, Dionisio Minopoli, Angelo Avino
Life of this patent
Estimating the term…
Abstract
Example embodiments for verifying an erase operation for a flash memory device may comprise, for one or more embodiments, utilizing program operation verification circuitry to verify, at least in part, the erase operation.
Claims18
A method, comprising:
- verifying an erase operation for a flash memory device using, at least in part, a program operation verification circuit within the flash memory device, the flash memory device to perform a command for erasing one or more blocks located in one or more planes and a separate command for erase verifying one or more blocks located in one or more planes, wherein said verifying the erase operation further comprises latching a first signal at a first latch of a first page buffer of a plurality of page buffers, the first signal to indicate whether the page buffer comprises a redunded page buffer.
A flash memory device, comprising:
- a program operation verification circuit to verify, at least in part, an erase operation;
- and
- a first page buffer of a plurality of page buffers, the first page buffer including a first latch to latch a first signal indicative of whether the first page buffer comprises a redunded page buffer, the flash memory device further to perform a command for erasing one or more blocks of memory cells located in one or more planes and a separate command for erase verifying one or more blocks of memory cells located in one or more planes.
A system, comprising:
- a processor;
- and
- a flash memory device coupled to the processor, the memory device comprising a program operation verification circuit adapted to verify, at least in part, an erase operation;
- and
- a first page buffer of a plurality of page buffers, the first page buffer including a first latch to latch a first signal indicative of whether the first page buffer comprises a redunded page buffer, the flash memory device further adapted to perform a command for erasing one or more blocks located in one or more planes and a separate command for erase verifying one or more blocks located in one or more planes.
2 more elements
Dependencies are inferred from the claim text.