Back to results
US 8,013,646 B2Granted
Timing vernier using a delay locked loop
AssigneeMosaid Technologies Incorporated
InventorBruce Millar
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeMosaid Technologies Incorporated
InventorBruce Millar
Estimating the term…
A method for synchronizing a plurality of programmable timing verniers with a reference pulse signal, each of the verniers being programmable to one of a plurality of timing steps within a delay range determined by a control signal applied to a bias input. A first and second control vernier is selected from the plurality of verniers, the first control vernier is programmed to a first delay, and the second control vernier is programmed to a second delay. The first and second control verniers are triggered together to generate respective first and second delay signals. A difference pulse signal is generated with a duty cycle corresponding to a difference between the generated first delay signal and second delay signal. The duty cycle of the pulse signal is compared to a duty cycle of the reference pulse signal to generate a difference signal pulse. The difference signal pulse is coupled to the bias input of the verniers to adjust the delay range, such that the duty cycle of the difference signal approaches the duty cycle of the reference pulse signal.
An apparatus comprising:
A method for producing a timing signal, comprising:
A system for providing a delayed signal in response to an input signal, the system comprising:
Dependencies are inferred from the claim text.