Interconnect structure to reduce stress induced voiding effect
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorChien-Jung Wang
Life of this patent
Estimating the term…
Abstract
An interconnect structure that may reduce or eliminate stress induced voids is provided. In an embodiment, a via is formed below a conductive line to provide an electrical connection to an underlying conductive region. The conductive line includes a widened region above the via. The widened region serves to reduce or eliminate stress induced voids between the via and the underlying conductive region. In another embodiment, one or more redundant lines are formed extending from a conductive region, such as a contact pad, such that the redundant line does not electrically couple the conductive region to an underlying conductive region. In a preferred embodiment, the redundant lines extend from a conductive region on a side adjacent to a side having a conductive line coupled to a via.
Claims20
A semiconductor structure comprising:
- a first conductive line extending from a first conductive region;
- a via positioned between the first conductive line and a second conductive region;
- and
- a redundant line extending from the first conductive region, the redundant line electrically coupled to only the first conductive region, the redundant line being conductive.
Dependencies are inferred from the claim text.