Package substrate, semiconductor package having the package substrate
AssigneeSamsung Electronics Co., Ltd.
InventorsYong-Il Kwak, Jun-Hyuk Choi, Jeong-Sam Lee, Jong-Kak Jang
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorsYong-Il Kwak, Jun-Hyuk Choi, Jeong-Sam Lee, Jong-Kak Jang
Estimating the term…
A package substrate includes an insulating substrate having a mount region including external terminals mounted to the insulating substrate and a clamp region having an opening receiving a molding material therein, the clamp region disposed adjacent to the mount region in a first direction, a circuit pattern formed on the insulating substrate, and a blocking member blocking the molding material from moving from the clamp region to the mount region when the package substrate loaded in a mold die is pressurized to form a molding member, wherein the blocking member is disposed on at least one side of the package substrate in the clamp region, and the blocking member receives the molding material therein.
A package substrate comprising:
A semiconductor package comprising:
Dependencies are inferred from the claim text.