Nonvolatile memory cell and data latch incorporating nonvolatile memory cell
AssigneeInterchip Corporation
InventorMasaaki Kamiya
Life of this patent
Estimating the term…
Abstract
A nonvolatile memory cell includes: a first NMOS transistor having a floating gate; a second NMOS transistor and a third NMOS transistor connected to a drain side and a source side of the first NMOS transistor; and a first PMOS transistor and a second PMOS transistor each having the floating gate as a gate, and wherein a read signal is inputted to gates of the second and third NMOS transistors, a control gate signal is inputted to a source and an n-well of the first PMOS transistor, an erase signal is inputted to a source and an n-well of the second PMOS transistor, and a write data signal is inputted to a source of the first NMOS transistor.
Claims10
A nonvolatile memory cell, comprising:
- a first NMOS transistor having a floating gate;
- a second NMOS transistor and a third NMOS transistor connected to a drain side and a source side of the first NMOS transistor respectively;
- a first PMOS transistor having the floating gate as a gate;
- and
- a second PMOS transistor having the floating gate as a gate, and
- wherein a read signal is inputted to gates of the second and third NMOS transistors,
- a control gate signal is inputted to a source and an n-well of the first PMOS transistor,
- a write data signal is inputted to either a drain or a source of the first NMOS transistor,
- an erase signal is inputted to a source and an n-well of the second PMOS transistor, and
- electrons in the floating gate are erased by a tunnel current flowing through a gate insulating film of the second PMOS transistor while applying positive voltage pulses as the erase signal, with the control gate signal being set at a reference voltage.
A nonvolatile memory cell, comprising:
- a first NMOS transistor having a floating gate;
- a second NMOS transistor and a third NMOS transistor connected to a drain side and a source side of the first NMOS transistor respectively;
- and
- a first PMOS transistor having the floating gate as a gate, and
- wherein a read signal is inputted to gates of the second and third NMOS transistors,
- a control gate signal is inputted to a source and an n-well of the first PMOS transistor,
- a write data signal is inputted to either a drain or a source of the first NMOS transistor, and
- writing of electrons into the floating gate is performed by a tunnel current flowing through a gate insulating film of the first NMOS transistor while turning off the second and third NMOS transistors by use of the read signal, applying positive voltage pulses as the control gate signal and an erase signal, and applying the write data signal which controls the tunnel current.
A data latch incorporating a nonvolatile memory cell, the nonvolatile memory cell comprising:
- a first NMOS transistor having a floating gate;
- a second NMOS transistor and a third NMOS transistor connected to a drain side and a source side of the first NMOS transistor respectively;
- and
- a first PMOS transistor having the floating gate as a gate, and
- wherein a read signal is inputted to gates of the second and third NMOS transistors,
- a control gate signal is inputted to a source and an n-well of the first PMOS transistor, and
- a write data signal is inputted to either a drain or a source of the first NMOS transistor, and
- a data latch circuit, and
- wherein a drain of the second NMOS transistor is connected to a load element to become a set signal for setting a state of the data latch circuit, and a Q output of the data latch circuit or an inverted output of the Q output becomes the write data signal.
Dependencies are inferred from the claim text.