Back to results
US 8,009,479 B2Granted
Memory formed by using defects
AssigneeNational Taiwan University
InventorsYen-Ting Chen, Ching-Fang Huang, Hung-Chang Sun, Chee Wee Liu
Life of this patent
Estimating the term…
Abstract
A non-volatile memory is provided. The non-volatile memory comprises at least a silicon-on-insulator transistor including a substrate; an insulating layer disposed on the substrate; an active region disposed on the insulating layer; and an energy barrier device disposed in the active region and outputting a relatively small current when the non-volatile memory is read.
Claims18
A non-volatile memory, comprising:
- at least a silicon-on-insulator transistor including:
- a substrate;
- an insulating layer disposed on the substrate;
- an active region disposed on the insulating layer, and having an accumulation current;
- and
- an energy barrier device disposed in the active region, outputting a relatively small current when the non-volatile memory is read, and forming an energy barrier, wherein the energy barrier has a magnitude inversely proportional to that of the accumulation current.
3 more elements
A memory, comprising:
- a semiconductor having a first state and including:
- an active region having an accumulation current;
- and
- a defect unit converting the first state into a second state, and forming an energy barrier, wherein the energy barrier has a magnitude inversely proportional to that of the accumulation current.
1 more element
A memory, comprising:
- at least a semiconductor including:
- an active region having an accumulation current and a plurality of carriers, wherein the accumulation current has one selected from a group consisting of a high current state, a low current state and an initial current state;
- at least a defect unit forming an energy barrier, wherein the accumulation current is in the high current state when the energy barrier has a magnitude smaller than that of the accumulation current;
- a gate having a gate voltage;
- and
- a drain having a drain voltage,
- wherein the gate voltage and the drain voltage control a quantity of the plurality of carriers to change the accumulation current.
4 more elements
A method for manufacturing a memory, comprising steps of:
- (a) providing a substrate;
- (b) forming an active region on the substrate;
- (c) detecting whether there is a defect in the active region;
- and
- (d) manufacturing at least a defect in the active region if there is no defect therein.
2 more elements
Dependencies are inferred from the claim text.