NAND power fail recovery
AssigneeIntel Corporation
InventorsRobert Royer, Sanjeev N. Trika, Rick Coulson, Robert W. Faber
Life of this patent
Estimating the term…
Abstract
Techniques to recover data from an indirected non-volatile memory system after unexpected power failure, as, e.g., NAND memory in electronic devices are disclosed.
Claims15
A method to recover the state of data stored in NAND memory after power failure in an electronic device, comprising:
- detecting, during power failure recovery, a page state associated with a NAND page;
- determining whether to include the NAND page in an L2P rebuild operation based at least in part on the page state associated with the NAND page;
- and
- updating the L2P table with data from the NAND page, by performing operations comprising:
- determining a number of ECC errors or corrections associated with a new page address and the current page address;
- and
- updating the L2P table when the number of ECC errors or corrections associated with the new page address is less than the number of ECC errors or corrections associated with the current page address.
A system to recover the state of data stored in NAND memory after power failure in an electronic device, comprising logic circuitry to:
- detect, during power failure recovery, a page state associated with a NAND page;
- determine whether to include the NAND page in an L2P rebuild operation based at least in part on the page state associated with the page;
- determine a number of ECC errors or corrections associated with a new page address and the current page address;
- and
- update the L2P table with data from the NAND page when the number of ECC errors or corrections associated with the new page address is less than the number of ECC errors or corrections associated with the current page address.
A system to recover the state of data stored in NAND memory after power failure in an electronic device, comprising logic instructions stored on a tangible computer readable medium which, when executed by a processor, configure the processor to:
- detect, during power failure recovery, a page state associated with a NAND page;
- determine whether to include the NAND page in an L2P rebuild operation based at least in part on the page state associated with the page;
- determine a number of ECC errors or corrections associated with a new page address and the current page address;
- and
- update the L2P table with data from the NAND page when the number of ECC errors or corrections associated with the new page address is less than the number of ECC errors or corrections associated with the current page address.
Dependencies are inferred from the claim text.