Method and apparatus for analyzing idle states in a data processing system
AssigneeInternational Business Machines Corporation
InventorsJimmie Earl DeWitt, Jr., Jesse M. Gordon, Frank Eliot Levine, Kean G. Kuiper, Enio Manuel Pineda, Robert John Urquhart
Life of this patent
Estimating the term…
Abstract
A computer implemented method, apparatus, and computer usable program code to collect information for a system or processor having a transition between an idle state and a non-idle state to form collected system or processor information. The collected system or processor information is provided for analysis by an application. Idle counts occurring during execution of code are collected. The idle counts are provided to an application for analyzing why a processor becomes idle.
Claims12
A computer program product stored in a non-transitory computer-usable medium, the computer program product comprising:
- computer usable program code for collecting idle counts occurring during execution of code to form collected idle counts;
- and
- computer usable program code for providing the idle counts to an application for analyzing why a processor becomes idle, wherein the computer usable program code for collecting idle counts comprises:
- computer usable program code for collecting information for a system having a transition between an idle state and a non-idle state to form collected system information;
- and
- computer usable program means for providing the collected system information for analysis by an application;
- and wherein the computer usable program code for collecting information comprises:
- computer usable program code for generating trace records in response to events in which the processor transitions to the idle state and from the idle state;
- and
- computer usable program means for storing counts of times a processor associated with a thread has been in an idle state in nodes in a tree constructed using the thread's entries into and exits out of routines.
A data processing system comprising:
- a bus;
- a communications unit connected to the bus;
- a memory connected to the bus, wherein the memory includes a set of computer usable program code;
- and
- a first processor connected to the bus, wherein the first processor executes the set of computer usable program code to collect idle counts occurring during execution of code to form collected idle counts;
- and provide the idle counts to an application for analyzing why a second processor becomes idle, wherein the first processor executing the set of computer usable program code to collect idle counts comprises the first processor executing the set of computer usable program code to collect information for a system having a transition between an idle state and a non-idle state to form collected system information;
- and to provide the collected system information for analysis by an application, and wherein the first processor executing the set of computer usable program code to collect information comprises the first processor executing the set of instructions to generate trace records in response to events in which the second processor transitions to the idle state and from the idle state;
- and to store counts of times the second processor associated with a thread has been in an idle state in nodes in a tree constructed using the thread's entries into and exits out of routines.
Dependencies are inferred from the claim text.