Test pattern for analyzing capacitance of interconnection line
AssigneeDongbu HiTek Co., Ltd.
InventorChan Ho Park
Life of this patent
Estimating the term…
Loading patent…
AssigneeDongbu HiTek Co., Ltd.
InventorChan Ho Park
Estimating the term…
Disclosed is a test pattern for analyzing capacitances of interconnection lines that accounts for parasitic capacitance components. The test pattern includes a first metal line having a comb-type structure including a plurality of tines, a second metal line having a comb-type structure including a plurality of tines engaged with the tines of the first metal line, a first probe pad switchably connected to the first metal line, and a second probe pad switchably connected to the second metal line. Switchable connections between the first metal line and the first probe pad and between the second metal line and the second probe pad may be provided by first and second switch terminals, respectively. The test pattern enables a capacitance measurement that accounts for parasitic capacitance components of pads and portions of interconnection lines leading from the pads, which otherwise interfere with accurate measurement of capacitances of the interconnection lines.
A method for analyzing a test pattern for analyzing capacitances of interconnection lines and accounting for parasitic capacitance components comprising:
Dependencies are inferred from the claim text.