Planar microshells for vacuum encapsulated devices and damascene method of manufacture
AssigneeSilicon Laboratories Inc.
InventorsEmmanuel P. Quevy, Pezhman Monadgemi, Roger T. Howe
Life of this patent
Estimating the term…
Loading patent…
AssigneeSilicon Laboratories Inc.
InventorsEmmanuel P. Quevy, Pezhman Monadgemi, Roger T. Howe
Estimating the term…
Low temperature, multi-layered, planar microshells for encapsulation of devices such as MEMS and microelectronics. The microshells include a planar perforated pre-sealing layer, below which a non-planar sacrificial layer is accessed, and a sealing layer to close the perforation in the pre-sealing layer after the sacrificial material is removed. In an embodiment, the pre-sealing layer has perforations formed with a damascene process to be self-aligned to the chamber below the microshell. The sealing layer may include a nonhermetic layer to physically occlude the perforation and a hermetic layer over the nonhermetic occluding layer to seal the perforation. In a particular embodiment, the hermetic layer is a metal which is electrically coupled to a conductive layer adjacent to the microshell to electrically ground the microshell.
A microshell comprising:
A method of forming a microshell comprising:
An apparatus comprising:
A microshell comprising:
A microshell comprising:
Dependencies are inferred from the claim text.