Semiconductor device and method of manufacturing the same
AssigneeSemiconductor Energy Laboratory Co., Ltd.
InventorsShunpei Yamazaki, Hiroki Adachi
Life of this patent
Estimating the term…
Abstract
The present invention relates to a semiconductor device including a circuit composed of thin film transistors having a novel GOLD (Gate-Overlapped LDD (Lightly Doped Drain)) structure. The thin film transistor comprises a first gate electrode and a second electrode being in contact with the first gate electrode and a gate insulating film. Further, the LDD is formed by using the first gate electrode as a mask, and source and drain regions are formed by using the second gate electrode as the mask. Then, the LDD overlapping with the second gate electrode is formed. This structure provides the thin film transistor with high reliability.
Claims14
A semiconductor element having a top gate type LDD structure located on a substrate, comprising:
- a lower gate electrode on a gate insulating film, having a top surface and side surfaces;
- an upper gate electrode being in contact with the top surface and side surfaces of the lower gate electrode and with the gate insulating film, at least a side thereof on a source electrode side and a drain electrode side protruding from said lower gate electrode, wherein a portion of the upper gate electrode over the lower gate electrode has a first upper surface and a portion of the upper gate electrode which protrudes from said lower gate electrode has a second upper surface, and the first upper surface is located at a higher level from the gate insulating film than the second upper surface;
- and
- a semiconductor section having a channel area directly below said upper gate electrode and said lower gate electrode,
- an LDD area directly below a protruding portion of said upper electrode, and
- a source area and a drain area not covered with said upper gate electrode and said lower electrode,
- wherein said lower gate electrode comprises a low resistance metal material;
- and
- wherein said upper gate electrode comprises a high-density metal material having a density of at least 8 or a hydrogen adsorptive metal, and has a high masking ability of hydrogen ions injected during injection of impurities.
Gate type semiconductor element located on a substrate, having gate electrodes comprising an upper gate electrode and a lower gate electrode located one on top of the other in close contact with each other on a gate insulating film, wherein:
- said lower gate electrode has a top surface and side surfaces;
- said upper gate electrode is in contact with the top surface and side surfaces of the lower gate electrode and with the gate insulating film, wherein a portion of the upper gate electrode over the lower gate electrode has a first upper surface and a portion of the upper gate electrode protrudes from said lower gate electrode and has a second upper surface, and the first upper surface is located at a higher level from the gate insulating film than the second upper surface;
- said lower gate electrode comprises a low-resistance metal material;
- and
- said upper gate electrode comprises a high-density metal material having a density of at least 8 or a hydrogen adsorptive metal, and a high-masking electrode having a high masking ability of hydrogen ions injected during injection of impurities.
A semiconductor element having a top gate type LDD structure located on a substrate, comprising:
- a lower gate electrode on a gate insulating film, having a top surface and side surfaces;
- an upper gate electrode having a first portion in contact with the top surface and side surfaces of the lower gate electrode and with the gate insulating film, at least a side thereof on a source electrode side and a drain electrode side protruding from said lower gate electrode and a second portion which extends horizontally from the first portion and extends horizontally over the gate insulating film;
- and
- a semiconductor section having a channel area directly below said upper gate electrode and said lower gate electrode,
- an LDD area directly below a protruding portion of said upper electrode, and
- a source area and a drain area not covered with said upper gate electrode and said lower electrode,
- wherein said lower gate electrode comprises a low resistance metal material;
- and
- wherein said upper gate electrode comprises a high-density metal material having a density of at least 8 or a hydrogen adsorptive metal, and has a high masking ability of hydrogen ions injected during injection of impurities.
Dependencies are inferred from the claim text.