Back to results
US 7,923,346 B2Granted
Field effect transistor structure with an insulating layer at the junction
AssigneeNXP B.V.
InventorsGilberto A. Curatola, Sebastien Nuttinck
Life of this patent
Estimating the term…
Abstract
A method of making a FET includes forming a gate structure (18), then etching cavities on either side. A SiGe layer (22) is then deposited on the substrate (10) in the cavities, followed by an Si layer (24). A selective etch is then carried out to etch away the SiGe (22) except for a part of the layer under the gate structure (18), and oxide (28) is grown to fill the resulting gap. SiGe source and drains are then deposited in the cavities. The oxide (28) can reduce junction leakage current.
Claims5
A method of manufacturing a semiconductor transistor, comprising:
- forming a gate oxide layer on a first major surface of a silicon semiconductor substrate;
- forming a gate on the gate oxide layer;
- etching source and drain cavities on both sides of the gate in a deep extension region into the first major surface of the semiconductor substrate;
- growing a SiGe layer on the walls of the deep extension region;
- growing a silicon layer on the SiGe layer;
- selectively etching the SiGe layer to remove the SiGe layer, leaving the part of the SiGe layer adjacent to the gate oxide layer in place, the remaining part of the SiGe layer forming a cavity;
- filling the cavity with insulator;
- and
- growing source and drain layers in the source and drain cavities in the deep extension regions on opposite sides of the gate.
6 more elements
Dependencies are inferred from the claim text.