Back to results
US 7,923,309 B2Granted
Thin film transistor array substrate and method for manufacturing the same
AssigneeLG Display Co., Ltd.
InventorsYong In Park, Jae Young Oh, Soo Pool Kim
Life of this patent
Estimating the term…
Abstract
A thin film transistor array substrate and a method for manufacturing the thin film transistor array substrate are disclosed. Specifically, a thin film transistor array may be formed using a reduced number of masks.
Claims12
A method for manufacturing a thin film transistor array substrate comprising:
- forming gate lines, gate electrodes and a gate pad pattern at an end of each gate line on a substrate with a first mask
- depositing a gate insulating layer, a semiconductor formation layer, and a data metal layer on a surface of the substrate including the gate lines and the gate electrodes;
- removing at least part of the data metal layer, the semiconductor formation layer, and the gate insulating layer to have same openings with a second mask, to form data lines extending substantially perpendicular to the gate lines and a data pad pattern at an end of each data line;
- depositing a transparent electrode layer over a surface of the substrate including the data lines;
- removing at least part of the transparent electrode layer, the data metal layer, and the semiconductor formation layer to a predetermined depth from regions corresponding to channels of the semiconductor layer formation region with a third mask;
- and
- patterning predetermined portions of pixel regions to form a semiconductor layer on the semiconductor formation layer, source and drain electrodes on the data metal layer, a pixel electrode coupled with the drain electrode on the transparent electrode, a gate pad terminal coupled with the gate pad pattern and a data pad terminal on the data pad pattern such that the gate pad terminal and the data pad terminal are disposed on the same layer as the pixel electrode.
4 more elements
A method for manufacturing a thin film transistor array substrate, comprising:
- disposing gate lines and common lines extending in substantially the same direction on a substrate and disposing common electrodes, gate electrodes, and gate pad patterns on the substrate with a first mask;
- depositing a gate insulating layer, a semiconductor formation layer, and a data metal layer on a surface of the substrate including the gate lines, the common lines, the common electrodes, the gate electrodes, and the gate pad patterns;
- selectively removing at least part of the data metal layer, the semiconductor formation layer, and the gate insulating layer with a second mask to form data lines extending substantially perpendicular to the gate lines and a data pad pattern at an end of each data line, wherein the data metal layer, the semiconductor layer formation layer and the gate insulating layer have same openings after the selective removal and semiconductor layer formation regions are established by the selective removal;
- depositing a transparent electrode layer over a surface of the substrate including the data lines;
- and
- removing at least part of the transparent electrode layer, the data metal layer, and the semiconductor formation layer to a predetermined depth, wherein the removal of at least part of the transparent electrode layer establishes semiconductor layers, source electrodes and drain electrodes in respective semiconductor layer formation regions, and pixel electrodes parallel to the common electrodes with a third mask.
3 more elements
Dependencies are inferred from the claim text.