# US 7,893,743 B2 · Controlled power converter

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,893,743 B2
- Document ID: US7893743B2
- Status: Granted
- Kind: B2
- Application number: 12/442,691
- Filed: 2007-09-28
- Published: 2010-01-21
- Granted: 2011-02-22
- Earliest claimed: 2006-09-28
- Assignees: Pascal A/S
- Inventors: Lars Rosenkvist Fenger; Jesper Lind Hansen
- Web page: https://patentgrep.com/patent/US7893743B2

## CPC

- H03F 3/217: Class D power amplifiers; Switching amplifiers
- H03F: AMPLIFIERS

## Abstract

A pulse modulated converter comprising an input stage (1) for generating a first control signal (2) based on an input signal (3) and a first feedback signal (4), and a comparator (5) for generating a pulse width modulated signal (6) based on said first control signal and a reference signal (7), means for providing a hysteresis when generating the pulse width modulated signal (6), a power stage (8) for generating an amplified pulse width modulated signal (9), an output filter (10) for filtering said amplified pulse width modulated signal (9), so as to create an analog output signal (11). In said pulse modulated converter, the first feedback signal (4) is formed as a combination of a second feedback signal (12) and a third feedback signal (13). The second feedback signal (12) is derived from the amplified pulse width modulated signal (9) using a first predetermined transfer function (14). The third feedback signal (13) is derived from the analog output signal (11) using a second predetermined transfer function (15). The second predetermined transfer function (15) comprises at least one zero.

## Claims

### Claim 1

A pulse modulated converter comprising an input stage for generating a first control signal based on an input signal and a first feedback, and
a comparator for generating a pulse width modulated signal based on said first control signal and a reference signal,
means for providing a hysteresis when generating the pulse width modulated,
a power stage for generating an amplified pulse width modulated signal,
an output filter for filtering said amplified pulse width modulated signal, so as to create an analog output signal,
wherein said first feedback signal is formed as a combination of a second feedback signal and a third feedback signal,
said second feedback signal being derived from the amplified pulse width modulated signal using a first predetermined transfer function, and
said third feedback signal being derived from the analog output signal using a second predetermined transfer function,
where said second predetermined transfer function comprises at least one zero.

### Claim 2 (depends on 1)

A pulse modulated converter according to claim 1, wherein said first predetermined transfer function comprises at least one zero.

### Claim 3 (depends on 1)

A pulse modulated converter according to claim 1, wherein said first predetermined transfer function comprises at least one pole and at least one zero.

### Claim 4 (depends on 1)

A pulse modulated converter according to claim 1, wherein the first predetermined transfer function comprises a transfer function gain, comprising neither poles nor zeroes.

### Claim 5 (depends on 1)

A pulse modulated converter according to claim 1, wherein the first predetermined transfer function comprises at least one pole and a zero.

### Claim 6 (depends on 1)

A pulse modulated converter according to claim 1, wherein said input stage comprises an integrator for integrating the signal difference between said input signal and said feedback signal, and means for outputting the resulting signal of said integration as the control signal.

### Claim 7 (depends on 2)

A pulse modulated converter according to claim 2, wherein the first predetermined transfer function in a single ended implementation has been implemented using at least one resistor in series with a capacitor, and wherein the second predetermined transfer function has been implemented using at least one capacitor in parallel with a resistor.

### Claim 8 (depends on 1)

A pulse modulated converter according to claim 1, where first predetermined transfer function is implemented using a negative voltage feedback loop.

### Claim 9 (depends on 5)

A pulse modulated converter according to claim 5, wherein the first predetermined transfer function is implemented using a negative current feedback loop.

### Claim 10 (depends on 1)

A pulse modulated converter according to claim 1, wherein the input stage comprises at least a pole implemented at very low frequencies.

### Claim 11 (depends on 1)

A pulse modulated converter according to claim 1, wherein the first predetermined transfer function is implemented with a DC-impedance, which exceeds the DC-impedance, with which the second predetermined transfer function is implemented, by at least a factor of 5.

### Claim 12 (depends on 1)

A pulse modulated converter according to claim 1, wherein the input stage has been implemented using at least one pole and at least one zero.