Back to results
US 7,890,682 B2Granted
Semiconductor storage device and storage system
AssigneeFuji Xerox Co., Ltd.
InventorsTakeshi Kamimura, Norihiko Kuroishi, Masao Funada, Jun Kitamura, Kunihiro Seno, Seiji Suzuki, Shinobu Ozeki, Masaru Kijima, Junji Okada, Yoshihide Sato, Kenichi Kobayashi
Life of this patent
Estimating the term…
Abstract
A semiconductor storage device includes an external input/output port. A system bus of a server, which is extended to outside of the server, is connected to the external input/output port directly as a serial interface.
Claims7
A semiconductor storage device comprising:
- an external input/output port to which a system bus of a server, which is extended to outside of the server without protocol conversion, is connected directly as a serial interface;
- a device controller that connects to the server using predetermined number of links among serial transmission links of the serial interface, which are successful in connection on initialization;
- wherein:
- the device controller comprises:
- an external link detection section that detects the serial transmission links, which are successful in connection;
- and
- a first register that stores a detection result of the external link detection section, the first register that can be accessed from outside of the device;
- a memory controller connected to the device controller through a control bus and a memory bus, wherein:
- the memory controller comprises:
- a downstream bus-error detection section that detects an error in downstream transmission in the memory bus;
- a memory error detection section that detects an error relating to access to a memory;
- and
- a third register that stores a detection result of the downstream bus-error detection section and a detection result of the memory error detection section, the third register that can be accessed from the outside of the device, through the control bus,
- the device controller further comprises:
- an upstream bus-error detection section that detects an error in upstream transmission in the memory bus;
- and
- a second register that stores a detection result of the upstream bus-error detection section, the second register that can be accessed from the outside of the device, and
- when information read from registers includes a fatal error, the device controller terminates data transmission forcedly at once, and transmits an error interrupt signal to the server as an external input/output signal.
15 more elements
A storage system comprising:
- a storage server;
- and
- a semiconductor storage device connected to the storage server, wherein:
- the semiconductor storage device comprises:
- an external input/output port to which a system bus of the server, which is extended to outside of the server without protocol conversion, is connected directly as a serial interface;
- a device controller that connects to the server using predetermined number of links among serial transmission links of the serial interface, which are successful in connection on initialization;
- and
- a memory controller connected to the device controller through a control bus and a memory bus;
- the device controller comprises:
- an external link detection section that detects the serial transmission links, which are successful in connection;
- a first register that stores a detection result of the external link detection section, the first register that can be accessed from an outside of the device controller;
- an upstream bus-error detection section that detects an error in upstream transmission in the memory bus;
- and
- a second register that stores a detection result of the upstream bus-error detection section, the second register that can be accessed from the outside of the device controller,
- the memory controller comprises:
- a downstream bus-error detection section that detects an error in downstream transmission in the memory bus;
- a memory error detection section that detects an error relating to access to a memory;
- and
- a third register that stores a detection result of the downstream bus-error detection section and a detection result of the memory error detection section, the third register that can be accessed from an outside of the memory controller, through the control bus, and
- when information read from registers includes a fatal error, the device controller terminates data transmission forcedly at once, and transmits an error interrupt signal to the server as an external input/output signal.
17 more elements
A storage system comprising:
- a storage server;
- a semiconductor storage device connected to the storage server;
- and
- a magnetic storage device, wherein:
- the semiconductor storage device comprises an external input/output port to which a system bus of the server, which is extended to outside of the server without protocol conversion, is connected directly as a serial interface,
- the storage server comprises:
- a first external input/output port that connects to the magnetic storage device;
- a second external input/output port that connects to the semiconductor storage device;
- and
- a cache control unit that causes the semiconductor storage device to function as cache memory for the magnetic storage device,
- a transmission band per port in the second external input/output port is higher than that in the first external input/output port,
- the cache control unit is implemented by software on the storage server,
- the semiconductor storage device comprises a block-address retrieval processing unit that checks whether or not there is a cache hit about a block to be accessed, and
- when information read from registers includes a fatal error, a device controller terminates data transmission forcedly at once, and transmits an error interrupt signal to the server as an external input/output signal.
11 more elements
Dependencies are inferred from the claim text.