Semiconductor device and method for manufacturing same
AssigneeRohm Co., Ltd.
InventorMineo Miura
Life of this patent
Estimating the term…
Abstract
A semiconductor device includes a first conductive type SiC semiconductor substrate; a second conductive type well formed on the SiC semiconductor substrate; a first impurity diffusion layer formed by introducing a first conductive type impurity so as to be partly overlapped with the well in a region surrounding the well; a second impurity diffusion layer formed by introducing the first conductive type impurity in a region spaced apart for a predetermined distance from the impurity diffusion layer in the well; and a gate electrode opposed to a channel region between the first and the second impurity diffusion layers with gate insulating film sandwiched therebetween.
Claims7
A semiconductor device, comprising:
- a first conductive type SiC semiconductor substrate;
- a second conductive type well formed on the SiC semiconductor substrate, the second conductive type being different from the first conductive type;
- a first impurity diffusion layer formed by introducing a first impurity of the first conductive type in a first region surrounding the well in the SiC semiconductor substrate and partially overlapping the well;
- a second impurity diffusion layer formed by introducing a second impurity of the first conductive type in a second region in the well, the second impurity diffusion layer being spaced apart by a predetermined distance from the first impurity diffusion layer;
- a gate electrode opposed to a channel region between the first impurity diffusion layer and the second impurity diffusion layer with a gate insulating film sandwiched between the gate electrode and the first and second impurity diffusion layers;
- and
- a source diffusion region of the first conductive type, the source diffusion region being formed in a third region in the well so as to be overlapped at least partially with the second impurity diffusion layer,
- wherein the first and second impurity diffusion layers have respective outer peripheries, the first impurity diffusion layer has an inner periphery, and the channel region is disposed between the outer periphery of the second impurity diffusion layer and the inner periphery of the first impurity diffusion layer, and
- wherein the source impurity region has an outer periphery, the outer periphery of the second impurity diffusion layer being closer than the outer periphery of the source impurity region to the first impurity diffusion layer, and wherein the concentration of the source diffusion region is higher than that of the second conductive type well.
A semiconductor device, comprising:
- an SiC semiconductor substrate having a first conductivity type;
- a well having a second conductivity type formed in the substrate, the well having an outer periphery;
- a first impurity diffusion region formed by introducing impurity particles of the first conductivity type into the substrate, the first impurity diffusion region having an annular shape with an inner periphery and an inner peripheral region that overlaps the well, the first impurity diffusion region additionally having an outer periphery;
- a second impurity diffusion region formed by introducing impurity particles of the first conductivity type into the well, the second impurity diffusion region having an outer periphery that is evenly spaced apart from the inner periphery of the first impurity region, a channel region being disposed between the inner periphery of the first impurity diffusion region and the outer periphery of the second impurity diffusion region;
- a source diffusion region formed by introducing impurity particles of the first conductivity type into the well, the source diffusion region being partially overlapped by the second impurity diffusion region;
- a gate electrode having a portion that is disposed over the channel region;
- and
- a gate insulating film disposed between the gate electrode and the substrate.
Dependencies are inferred from the claim text.