Signal decoding method and device, and signal storage system
AssigneeRohm Co., Ltd.
InventorsAtsushi Esumi, Hidemichi Mizuno
Life of this patent
Estimating the term…
Loading patent…
AssigneeRohm Co., Ltd.
InventorsAtsushi Esumi, Hidemichi Mizuno
Estimating the term…
An LDPC unit decoder included in a signal decoding device is provided with a parity checking unit that is a multiplier for performing multiplication of a check matrix (parity check matrix) and temporary estimated values of an encoded signal, computed by a temporary estimated value computation unit. A check matrix holding unit holds the check matrix. If s and t are natural numbers, s≧t≧2, among s columns extracted from this check matrix, t columns or less have a linearly independent relationship. These s columns are multiplied at locations where error occurrence frequency is relatively high, with regard to the temporary estimated values. According to this mode, the matrix is composed to include t columns that are linearly independent, that is, t columns that are not linearly dependent.
A signal decoding device comprising a unit decoder for performing, when an input signal series is acquired and the input signal series is decoded, multiplication of the signal series, that is decoded, by a matrix;
A signal decoding device comprising a unit decoder for performing, when an input signal series is acquired and the input signal series is decoded, multiplication of the signal series, that is decoded, by a matrix;
A signal decoding device comprising a unit decoder for performing, when an input signal series is acquired and the input signal series is decoded, multiplication of the signal series, that is decoded, by a matrix;
A signal decoding device comprising a unit decoder for performing, when an input signal series is acquired and the input signal series is decoded, multiplication of the signal series, that is decoded, by a matrix;
A signal decoding device comprising a unit decoder for performing, when an input signal series is acquired and the input signal series is decoded, multiplication of the signal series that is decoded, by a matrix of m rows and n columns, m and n being natural numbers, with m and n≧2, wherein,
A signal storage system having a write channel and a read channel, wherein
A signal storage system having a write channel and a read channel, wherein
Dependencies are inferred from the claim text.