Method and system for FET-based amplifier circuits
AssigneeThe Board of Trustees of the Leland Stanford Junior University
InventorsBoris Murmann, Jason C. Hu
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe Board of Trustees of the Leland Stanford Junior University
InventorsBoris Murmann, Jason C. Hu
Estimating the term…
Amplifier circuits and methods are implemented using a variety of different embodiments. According to one such embodiment, a method is implemented using a field-effect transistor (FET) having a gate node, a source node and a drain node. A first circuit state is implemented in which the gate node, the source node and the drain node are connected to inputs that generate a stored charge at the gate node, the amount of stored charge at the gate node being responsive to a first voltage level. A second circuit state is implemented in which the drain node is connected to a voltage source, the source node is connected to a load, and while charge at the gate node is preserved, current between the drain node to the source node drives a voltage level of the load to a proportionally amplified version of the first voltage level.
A method using a field-effect transistor (FET) having a gate node, a source node and a drain node, the method comprising:
A method using a field-effect transistor (FET) having a gate node, a source node and a drain node, the method comprising:
A method using a field-effect transistor (FET) having a gate node, a source node and a drain node, the method comprising:
A method using a field-effect transistor (FET) having a gate node, a source node and a drain node, the method comprising:
A method using a field-effect transistor (FET) having a gate node, a source node and a drain node, the method comprising:
A method using a field-effect transistor (FET) having a gate node, a source node and a drain node, the method comprising:
A method using a field-effect transistor (FET) having a gate node, a source node and a drain node, the method comprising:
A method using a field-effect transistor (FET) having a gate node, a source node and a drain node, the method comprising:
Dependencies are inferred from the claim text.