# US 7,746,315 B2 · Timing control circuit and liquid crystal display using same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,746,315 B2
- Document ID: US7746315B2
- Status: Granted
- Kind: B2
- Application number: 11/644,069
- Filed: 2006-12-22
- Published: 2007-06-28
- Granted: 2010-06-29
- Earliest claimed: 2005-12-23
- Assignees: Innolux Display Corp.
- Inventors: Kuo-Feng Li; Sz-Hsiao Chen
- Web page: https://patentgrep.com/patent/US7746315B2

## CPC

- G09G 3/3666: {with the matrix divided into sections}
- G09G 2310/0251: Precharge or discharge of pixel before applying new pixel voltage
- G09G 2320/0257: Reduction of after-image effects
- G09G: ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION (arrangements for transferring data between digital computers and displays G06F3/14; static indicating arrangements comprising an association of a number of separate sources or light control cells G09F9/00; static indicating arrangements comprising integral associations of a number of light sources H01J, H01K, H10H, H05B33/12; scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission, details thereof H04N1/00)

## Abstract

An exemplary liquid crystal display (LCD) (20) includes an LCD panel (24), a timing control circuit (21), a plurality of gate drivers (23) connected to the LCD panel, and a plurality of data drivers (22) connected to the LCD panel. The timing control circuit includes a plurality of reduced swing differential signaling (RSDS) output terminals. Each data driver is electrically connected to a respective RSDS output terminal of the timing control circuit via an independent conducting line.

## Claims

### Claim 1

A liquid crystal display (LCD) comprising:
an LCD panel;
a timing control circuit comprising a plurality of reduced swing differential signaling (RSDS) output terminals;
a plurality of data drivers connected to the LCD panel, each data driver being electrically connected to a respective RSDS output terminal of the timing control circuit via an independent conducting line; and
a plurality of gate drivers connected to the LCD panel.

### Claim 2 (depends on 1)

The LCD as claimed in claim 1, wherein the timing control circuit further comprises two low voltage differential signaling (LVDS) input terminals configured to communicate with an external circuit of the LCD and receive normal image data and black image data from the external circuit.

### Claim 3 (depends on 2)

The LCD as claimed in claim 2, wherein the timing control circuit provides the normal image data and black image data to the data drivers via the RSDS output terminals.

### Claim 4 (depends on 1)

The LCD as claimed in claim 1, wherein the gate drivers are configured for scanning the LCD panel, the data drivers are configured for providing gradation voltages according to the normal image data and providing black-inserting voltages according to the black image data to the LCD panel when the LCD panel is scanned.

### Claim 5 (depends on 1)

The LCD as claimed in claim 1, wherein the gate drivers are positioned adjacent a first side of the LCD panel, the data drivers are positioned adjacent a second side of the LCD panel, and the first and second sides are two adjacent sides of the LCD panel.

### Claim 6 (depends on 1)

The timing control circuit as claimed in claim 1, wherein there are four RSDS output terminals.

### Claim 7

A timing control circuit used in a liquid crystal display (LCD) that has a plurality of data drivers, the timing control circuit comprising a number P (where P is a natural number) of reduced swing differential signaling (RSDS) output terminals each of which is electrically connected to a respective data driver via an independent conducting line, wherein a working frequency Xblack-inserting of the RSDS output terminals of the timing control circuit complies with the following formula:
X
(
black
-
inserting
)
=
M
+
N
Port_number
=
M
+
N
p
≦
S
wherein “N” represents an amount of image data that the timing control circuit receives from an external circuit, “M” represents an amount of additional black image data that the timing control circuit receives from the external circuit, and “S” represents an endurable frequency of the data drivers of the LCD.

### Claim 8 (depends on 7)

The timing control circuit as claimed in claim 7, further comprising two low voltage differential signaling (LVDS) input terminals configured to communicate with the external circuit for receiving image data and additional black image data.

### Claim 9 (depends on 7)

The timing control circuit as claimed in claim 7, wherein the timing control circuit provides the image data and additional black image data to the data drivers via the RSDS output terminals.

### Claim 10 (depends on 7)

The timing control circuit as claimed in claim 7, wherein P is equal to 4.