# US 7,746,156 B1 · Circuit and method for driving a junction field effect transistor

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 7,746,156 B1
- Document ID: US7746156B1
- Status: Granted
- Kind: B1
- Application number: 11/787,456
- Filed: 2007-04-16
- Granted: 2010-06-29
- Earliest claimed: 2006-04-14
- Assignees: Qspeed Semiconductor Inc.
- Inventors: Harold L. Massie; Kuang Ming Daniel Chang
- Web page: https://patentgrep.com/patent/US7746156B1

## CPC

- H03K 17/063: {in field-effect transistor switches}
- H03K 2217/0036: Means reducing energy consumption
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)

## Abstract

A circuit and method for driving a field effect transistor is disclosed. A switching circuit includes a driver device having a signal input, a supply voltage input, and an output. The driver output is coupled to a JFET. A converter couples to the JFET and provides an output of the switching circuit. When enabled, a switching device couples this switching circuit output to the gate of the JFET, thus causing the JFET to be driven into conduction.

## Claims

### Claim 1

A switching circuit comprising:
a driver device having a signal input, a supply voltage input, and an output;
a junction field effect transistor having a gate, a source, and a drain, wherein said driver device output is capacitively coupled to said gate;
a converter coupled to said junction field effect transistor and providing an output of said switching circuit; and
a switching device for receiving said switching circuit output as an input signal and providing a voltage to drive said gate, wherein said switching device is enabled with said driver device signal input.

### Claim 2 (depends on 1)

The switching circuit of claim 1 wherein said switching device comprises a transistor and wherein said switching device is enabled by biasing said switching device transistor to conduct.

### Claim 3 (depends on 2)

The switching circuit of claim 2 wherein said transistor comprises a bipolar transistor.

### Claim 4 (depends on 3)

The switching circuit of claim 3 wherein said bipolar transistor comprises a type PNP transistor.

### Claim 5 (depends on 1)

The switching circuit of claim 1 wherein said junction field effect transistor comprises an enhancement mode junction field effect transistor.

### Claim 6 (depends on 1)

The switching circuit of claim 1 wherein said junction field effect transistor comprises a first junction field effect transistor, said switching circuit further comprising a second junction field effect transistor wherein said second junction field effect transistor is coupled to said first junction field effect transistor, wherein said first and said second junction field effect transistors are characterized by the same mode type, and wherein said first and said second junction field effect transistors conduct during different phase cycles one from another.

### Claim 7 (depends on 6)

The switching circuit of claim 6 further comprising a switched capacitor, wherein said switched capacitor provides a current to bias a gate of said second junction field effect transistor and wherein said switched capacitor is charged with said switching circuit output.

### Claim 8 (depends on 1)

The switching circuit of claim 1 wherein, when said junction field effect transistor is not conducting, said gate is held at a negative voltage.

### Claim 9 (depends on 1)

The switching circuit of claim 1 wherein said driver device comprises a metal oxide semiconductor field effect transistor driver.

### Claim 10

A method for driving a junction field effect transistor in a converter circuit, said method comprising:
enabling a switching mechanism to conduct;
upon said enabling, receiving an output voltage of said converter circuit as an input signal to the switching mechanism and providing a voltage to drive a gate of said junction field effect transistor; and
upon said coupling, driving said junction field effect transistor to conduct.

### Claim 11 (depends on 10)

The method of claim 10 wherein said switching mechanism comprises a switching transistor and wherein said enabling comprises coupling an input signal for said converter circuit to bias said switching transistor to conduct.

### Claim 12 (depends on 11)

The method of claim 11 wherein said junction field effect transistor comprises a first junction field effect transistor, said converter circuit also having a second junction field effect transistor, said second junction field effect transistor coupled to said first junction field effect transistor, and wherein said first and said second junction field effect transistors conduct during different phase cycles one from another.

### Claim 13 (depends on 12)

The method of claim 12 further comprising, when said second field effect transistor is conducting, maintaining said switching transistor in a non-conducting state.

### Claim 14 (depends on 12)

The method of claim 12 further comprising:
when said first field effect transistor is conducting, charging a switched capacitor with said converter circuit output voltage;
when said first junction field effect transistor cuts off, switching said switched capacitor to couple said switched capacitor to a gate of said second junction field effect transistor; and
discharging said switched capacitor, wherein said discharging drives said second junction field effect transistor.

### Claim 15 (depends on 14)

The method of claim 14 wherein said first and said second junction field effect transistors are characterized by the same mode type.

### Claim 16 (depends on 10)

The method of claim 10 wherein said junction field effect transistor comprises an enhancement mode junction field effect transistor.

### Claim 17

A direct current converter comprising:
a first junction field effect transistor for performing part of a switching function;
a second junction field effect transistor for performing part of said switching function, coupled to said first junction field effect transistor, wherein said first and said second junction field effect transistors conduct during different phase cycles one from another of operation of said converter and wherein, when said first and said second junction field effect transistors are not conducting, the gates thereof are held at a negative voltage;
a converter coupled to said first and said second junction field effect transistors and providing an output of said direct current converter;
a metal oxide semiconductor field effect transistor driver device having a signal input and a driving device output, wherein said driving device output is capacitively coupled to gates of said first and said second junction field effect transistors; and
a switching device for coupling the output of said direct current converter to drive said gate of said first junction field effect transistor, wherein said coupling said switching circuit output to said gate is enabled with said driver device signal input.

### Claim 18 (depends on 17)

The direct current converter of claim 17 wherein said switching device comprises a bipolar transistor and wherein said coupling said output of said direct current converter is enabled by biasing said switching device transistor to conduct.

### Claim 19 (depends on 18)

The direct current converter of claim 18 wherein said bipolar transistor comprises a type PNP transistor.

### Claim 20 (depends on 17)

The direct current converter of claim 17 further comprising a switched capacitor, wherein said switched capacitor drives the gate of said second junction field effect transistor and wherein said switched capacitor is charged with said output of said direct current converter.

### Claim 21 (depends on 17)

The direct current converter of claim 17 wherein said output of said direct current converter is in a range substantially between 1 Volt and 3.5 Volts.

### Claim 22 (depends on 17)

The direct current converter of claim 17 wherein said negative voltage is in a range substantially between −3 Volts and −10 Volts.