Semiconductor device and manufacturing method thereof
AssigneeFuji Electric Systems Co., Ltd.
InventorsKazuo Shimoyama, Manabu Takei, Haruo Nakazawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeFuji Electric Systems Co., Ltd.
InventorsKazuo Shimoyama, Manabu Takei, Haruo Nakazawa
Estimating the term…
A thin semiconductor wafer, on which a top surface structure and a bottom surface structure that form a semiconductor chip are formed, is affixed to a supporting substrate by a double-sided adhesive tape. Then, on the thin semiconductor wafer, a trench to become a scribing line is formed by wet anisotropic etching with a crystal face exposed so as to form a side wall of the trench. On the side wall of the trench with the crystal face thus exposed, an isolation layer for holding a reverse breakdown voltage is formed by ion implantation and low temperature annealing or laser annealing so as to be extended to the top surface side while being in contact with a p collector region as a bottom surface diffused layer. Then, laser dicing is carried out to neatly dice a collector electrode, formed on the p collector region, together with the p collector region, without presenting any excessive portions and any insufficient portions under the isolation layer. Thereafter, the double-sided adhesive tape is removed from the collector electrode to produce semiconductor chips. A highly reliable reverse-blocking semiconductor device can thus be formed at a low cost.
A method of manufacturing a semiconductor device having:
Dependencies are inferred from the claim text.