Methods and computer readable media implementing a modified routing grid to increase routing densities of customizable logic array devices
AssigneeChipX, Inc.
InventorsLior Amarilio, Yoav Segal
Life of this patent
Estimating the term…
Loading patent…
AssigneeChipX, Inc.
InventorsLior Amarilio, Yoav Segal
Estimating the term…
Disclosed are a method and a computer readable medium for increasing routing density in cells of a customizable logic array device. In one embodiment, the method includes modifying a connectivity grid for manufacturing the customizable logic array device to form a noncompliant connectivity grid, and forming via caps in association with the noncompliant connectivity grid in either a first direction or a second direction, which can be substantially orthogonal to the first direction in some embodiments. The via caps are configured to provide each via with an amount of overlap area for sufficient coverage. In some instances, the method also includes forming a configuration layer for routing among a subset of the vias to provide at least the amount of overlap area for each via in the subset, and for forming the via caps for unrouted vias that are not part of the subset.
A method for increasing routing density in cells of a customizable logic array device, wherein the method is implemented in a computer system comprising a processor configured to operate in accordance with executable instructions, the method comprising:
A method for manufacturing cells of a customizable logic array device having an enhanced routing density, the method comprising:
A computer readable medium bearing executable instructions for forming a flip flop from one or more cells of a customizable logic array device having an enhanced routing density, wherein the executable instructions cause a processor, operating in accordance with said executable instructions, to:
Dependencies are inferred from the claim text.