Simulating restorable registers in power domain systems
AssigneeCadence Design Systems, Inc.
InventorsNadeem Kalil, Philip Giangarra, Ritesh Goel, Tarun Batra
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsNadeem Kalil, Philip Giangarra, Ritesh Goel, Tarun Batra
Estimating the term…
A method of simulating a restorable register in a power domain of an RTL (register transfer level) design includes: specifying the power domain in the RTL design, wherein the power domain includes one or more registers and is configured to change power levels separately from other portions of the RTL design; identifying the restorable register in the power domain, wherein the restorable register is updated during power-on operations in the power domain; simulating the restorable register in a power cycle; and saving one or more values from the simulated restorable register. Simulating the restorable register includes: maintaining one or more backup values during a power-off operation for updating the restorable register after the power-off operation; and updating the restorable register during a power-on operation after the power-off operation by using the one or more backup values.
A method of simulating a restorable register in a power domain of an RTL (register transfer level) design, comprising:
An apparatus for simulating a restorable register in a power domain of an RTL (register transfer level) design, the apparatus comprising a computer for executing computer instructions, wherein the computer includes computer instructions for:
A computer-readable medium that stores a computer program for simulating a restorable register in a power domain of an RTL (register transfer level) design, wherein the computer program includes instructions for:
Dependencies are inferred from the claim text.