Shift register and display device using same
AssigneeSharp Kabushiki Kaisha
InventorsShunsuke Hayashi, Seijirou Gyouten, Hajime Washio, Eiji Matsuda, Sachio Tsujino, Yuichiro Murakami
Life of this patent
Estimating the term…
Loading patent…
AssigneeSharp Kabushiki Kaisha
InventorsShunsuke Hayashi, Seijirou Gyouten, Hajime Washio, Eiji Matsuda, Sachio Tsujino, Yuichiro Murakami
Estimating the term…
A shift register includes plural stages of flip-flops. The last-stage flip-flop Fn and the flip-flop Fn−1 that is the preceding flip-flop thereof are reset by inputting thereto an output signal from the last-stage flip-flop. A delaying means is provided, between an output terminal Q of the last-stage flip-flop for outputting the output signal and an input terminal R of the last-stage flip-flop for receiving the output signal, for delaying an input of the output signal to the input terminal R. The flip-flop Fn is reset at same time or after the preceding flip-flop Fn−1 is reset. With this arrangement, it is possible to prevent malfunctions of circuits due to a failure to reset the flip-flops.
A display device, comprising:
A display device, comprising:
Dependencies are inferred from the claim text.