Feedback controlled power limiting for signal amplifiers
AssigneeTexas Instruments Incorporated
InventorsArun Kumar Sharma, Ryan Erik Lind, Ronnie A. Bean
Life of this patent
Estimating the term…
Abstract
An apparatus is provided. The apparatus includes an amplifier, differential amplifiers, and FETs. The amplifier has an intermediate node and an output node, and the amplifier is adapted to receive an audio signal. Each differential amplifier amplifies the difference between an output voltage from the output node with a reference voltages. The FETs are coupled in series with one another between a first and a second voltage, and each FET receives an output from at least one of the differential amplifiers. Additionally, the intermediate node is coupled to a node between at least two FETs.
Claims15
An apparatus comprising:
- an amplifier having an intermediate node and an output node, wherein the amplifier is adapted to receive an audio signal;
- a plurality of differential amplifiers, wherein each differential amplifier amplifies the difference between an output voltage from the output node with at least one of a plurality of reference voltages;
- and
- a plurality of FETs coupled in series with one another between a first and a second voltage, wherein each FET receives an output from at least one of the differential amplifiers, and wherein the intermediate node is coupled to at least one node between at least two FETs.
An apparatus comprising:
- an amplifier having an intermediate node and an output node, wherein the amplifier is adapted to receive an audio signal;
- a first differential amplifier that amplifies the difference between an output voltage from the output node with a first reference voltage;
- a second differential amplifier that amplifies the difference between the output voltage from the output node with a second reference voltage;
- a first FET coupled to a first voltage, wherein the first FET receives an output from the first differential amplifier at its gate;
- a second FET coupled to the first FET and a second voltage, wherein the second FET receives an output from the second differential amplifier at its gate, and wherein the intermediate node is coupled to the node between the first FET and the second FET.
Dependencies are inferred from the claim text.