Back to results
US 7,733,152 B2Granted
Control signal generating circuit enabling value of period of a generated clock signal to be set as the period of a reference signal multiplied or divided by an arbitrary real number
AssigneeDenso Corporation
InventorTakamoto Watanabe
Life of this patent
Estimating the term…
Abstract
A pulse signal circulates around a ring of delay elements with respective traversal signals being thereby successively outputted from the delay elements. The period of a reference signal is multiplied or divided by a real number to obtain control data specifying a required period of a clock signal as a value having an integer part and a fractional part. The control data are used to select the timings of specific traversal signal, and the clock signal is generated based these selected timings, with the timing selection being repetitively adjusted in accordance with the fractional part of the control data.
Claims11
A method of utilizing a clock signal generating circuit, said clock signal generating circuit comprising:
- a pulse delay circuit comprising a plurality of delay elements sequentially connected in a ring configuration and configured to successively transfer a pulse signal through said delay elements, with traversal signals being thereby successively produced by said delay elements;
- period measurement circuitry coupled to receive a reference signal having a predetermined fixed value of period, configured to detect said value of period of the reference signal as a number of stages of said delay elements that are traversed by said pulse signal and for generating period data expressing said value of period in units of an average delay time of said delay elements;
- a register having stored therein a predetermined set value;
- control circuitry configured to multiply said period data by said set value when a value of period of said clock signal is required to be determined by frequency division of said reference signal and to divide said period data by said set value when said value of period of the clock signal is required to be determined by frequency multiplication of said reference signal, for thereby obtaining control data expressing said required value of clock signal period;
- and
- output circuitry configured to generate said clock signal based on said traversal signals, with said clock signal having said value of period that is expressed by said control data;
- wherein said method comprises utilizing a real number as said set value;
- obtaining said control data as a real number comprising an integer part and a fractional part;
- during each period of said clock signal, selectively performing a first adjustment operation of setting a selection value as said integer part of said control data and a second adjustment operation of setting said selection value as said integer part incremented by one, with a ratio of occurrences of said first adjustment operation to occurrences of said second adjustment operation being determined based on said fractional part of the control data;
- selecting a specific one of said delay elements in accordance with said selection value;
- and
- generating said clock signal based on respective timings of traversal signals produced from successively selected delay elements.
9 more elements
A clock signal generating circuit for generating a clock signal, comprising:
- a pulse delay circuit comprising a plurality of delay elements sequentially connected in a ring configuration and configured to successively transfer a pulse signal through said delay elements, with traversal signals being thereby successively produced by said delay elements;
- period measurement circuitry coupled to receive a reference signal having a predetermined fixed value of period, configured to detect said value of period of the reference signal as a number of stages of said delay elements that are traversed by said pulse signal and for generating period data expressing said value of period in units of an average delay time of said delay elements;
- a register having stored therein a predetermined set value, said set value being a real number;
- control circuitry configured to multiply said period data by said set value when a value of period of said clock signal is required to be determined by frequency division of said reference signal and to divide said period data by said set value when said value of period of the clock signal is required to be determined by frequency multiplication of said reference signal, for thereby obtaining control data expressing said required value of clock signal period;
- output circuitry configured to generate said clock signal based on said traversal signals, with said clock signal having said value of period that is expressed by said control data;
- and
- a selector switch controllable for selectively supplying one of a plurality of reference signals having respectively different frequencies to said period measurement circuit.
4 more elements
A clock signal generating circuit for generating a clock signal, comprising:
- a pulse delay circuit comprising a plurality of delay elements sequentially connected in a ring configuration and configured to successively transfer a pulse signal through said delay elements, with traversal signals being thereby successively produced by said delay elements;
- period measurement circuitry coupled to receive a reference signal having a predetermined fixed value of period, configured to detect said value of period of the reference signal as a number of stages of said delay elements that are traversed by said pulse signal and for generating period data expressing said value of period in units of an average delay time of said delay elements;
- a register having stored therein a predetermined set value, said set value being a real number;
- control circuitry configured to multiply said period data by said set value when a value of period of said clock signal is required to be determined by frequency division of said reference signal and to divide said period data by said set value when said value of period of the clock signal is required to be determined by frequency multiplication of said reference signal, for thereby obtaining control data expressing said required value of clock signal period;
- and
- output circuitry configured to generate said clock signal based on said traversal signals, with said clock signal having said value of period that is expressed by said control data;
- wherein said control circuitry generates said control data as an integer value, and said output circuitry comprises:
- a selection setting circuit configured to derive a selection value based on said control data;
- and
- a clock boundary signal generating circuit configured to select a specific one of said delay elements in accordance with said selection value, and to generate a clock boundary signal expressing boundary timings corresponding to respective timings of traversal signals produced from successively selected delay elements;
- and wherein
- said output circuitry is configured to generate said clock signal in accordance with said clock boundary signal.
9 more elements
A clock signal generating circuit for generating a clock signal, comprising:
- a pulse delay circuit comprising a plurality of delay elements sequentially connected in a ring configuration and configured to successively transfer a pulse signal through said delay elements, with traversal signals being thereby successively produced by said delay elements;
- period measurement circuitry coupled to receive a reference signal having a predetermined fixed value of period, configured to detect said value of period of the reference signal as a number of stages of said delay elements that are traversed by said pulse signal and for generating period data expressing said value of period in units of an average delay time of said delay elements;
- a register having stored therein a predetermined set value, said set value being a real number;
- control circuitry configured to multiply said period data by said set value when a value of period of said clock signal is required to be determined by frequency division of said reference signal and to divide said period data by said set value when said value of period of the clock signal is required to be determined by frequency multiplication of said reference signal, for thereby obtaining control data expressing said required value of clock signal period;
- and
- output circuitry configured to generate said clock signal based on said traversal signals, with said clock signal having said value of period that is expressed by said control data;
- wherein:
- said control circuitry generates said control data as a real number formed of an integer part and a fractional part;
- said output circuitry comprises
- an adjustment circuit configured to operate during each period of said clock signal to selectively perform a first adjustment operation of setting a selection value as said integer part of said control data and a second adjustment operation of setting said selection value as said integer part incremented by one, with a ratio of occurrences of said first adjustment operation to occurrences of said second adjustment operation being determined based on said fractional part of the control data, and
- a clock boundary signal generating circuit configured to operate during each period of said clock signal to select a specific one of said delay elements in accordance with said selection value, and to thereby generate a clock boundary signal expressing boundary timings corresponding to respective timings of traversal signals produced from successively selected delay elements;
- and wherein said output circuitry generates said clock signal in accordance with said clock boundary signal.
9 more elements
Dependencies are inferred from the claim text.