Method for depositing a diffusion barrier for copper interconnect applications
AssigneeNovellus Systems, Inc.
InventorsMichal Danek, Robert Rozbicki
Life of this patent
Estimating the term…
Loading patent…
AssigneeNovellus Systems, Inc.
InventorsMichal Danek, Robert Rozbicki
Estimating the term…
Methods for forming a metal diffusion barrier on an integrated circuit include at least four operations. The first operation deposits barrier material via PVD, ALD or CVD to provide some minimal coverage. The second operation deposits an additional barrier material and simultaneously etches a portion of the barrier material deposited in the first operation. The third operation deposits barrier material via PVD, ALD or CVD to provide some minimal coverage especially over the bottoms of unlanded vias. The forth operation deposits a metal conductive layer. Controlled etching is used to selectively remove barrier material from the bottom of vias, either completely or partially, thus reducing the resistance of subsequently formed metal interconnects. In addition, techniques to protect the bottoms of the unlanded vias are described.
A method for depositing a diffusion barrier and a metal conductive layer on a wafer substrate, the method comprising:
A method for depositing a diffusion barrier and a metal conductive layer on a wafer substrate comprising a plurality of unlanded vias, the method comprising:
Dependencies are inferred from the claim text.