FUSI integration method using SOG as a sacrificial planarization layer
AssigneeTexas Instruments Incorporated
InventorsJiong-Ping Lu, Yaw S. Obeng, Ping Jiang, Joe G. Tran
Life of this patent
Estimating the term…
Abstract
A method for making a transistor 20 that includes using a transition metal nitride layer 200 and/or a SOG layer 220 to protect the source/drain regions 60 from silicidation during the silicidation of the gate electrode 90. The SOG layer 210 is planarized to expose the transition metal nitride layer 200 or the gate electrode 93 before the gate silicidation process. If a transition metal nitride layer 200 is used, then it is removed from the top of the gate electrode 93 before the full silicidation of the gate electrode 90.
Claims15
A method for making a fully silicided gate electrode, comprising:
- forming a transistor having source/drain regions, sidewalls, and a polysilicon gate electrode;
- forming a layer of transition metal nitride in contact with said source/drain regions, said sidewalls, and said polysilicon gate electrode;
- forming a Spin-On-Glass (“SOG”) layer over said source/drain regions, said sidewalls, and said polysilicon gate electrode;
- removing a portion of said SOG layer, wherein said removed portion is the portion of said SOG layer that is located over said polysilicon gate electrode;
- removing a portion of said transition metal nitride layer that is located over said polysilicon gate electrode;
- removing all remaining portions of said SOG layer;
- forming a layer of silicidation metal over said source/drain regions, said sidewalls, and said polysilicon gate electrode;
- performing a first silicide anneal;
- removing all remaining portions of said transition metal nitride layer and unreacted portions of said silicidation metal layer;
- and
- performing a second silicide anneal to fully silicide said polysilicon gate electrode.
Dependencies are inferred from the claim text.