System and method for serial-peripheral-interface data transmission
AssigneeVIA Technologies, Inc.
InventorHsiao-Fung Chou
Life of this patent
Estimating the term…
Loading patent…
AssigneeVIA Technologies, Inc.
InventorHsiao-Fung Chou
Estimating the term…
About 1 year 7 months of term left · ends 13 May 2028 (estimated)
The invention provides a method for Serial-Peripheral-Interface (SPI) data transmission. First, data stored in a first buffer of an SPI controller is transmitted to a second buffer of an SPI slave. A clock signal according to which the SPI slave operates is halted after data stored in the first buffer is completely transmitted. The first buffer is then refreshed with data newly received by the SPI controller while the clock signal is halted. The clock signal is then restarted to operate the SPI slave after the first buffer is refreshed. Refreshed data stored in the first buffer is then transmitted to the second buffer while the clock signal is oscillating. Halting of the clock signal, refreshing of the first buffer, restarting of the clock signal, and transmitting of refreshed data are repeated until the second buffer is full. The buffer size of the second buffer greatly exceeds that of the first buffer.
A method for Serial-Peripheral-Interface (SPI) data transmission, comprising:
A system for Serial-Peripheral-Interface (SPI) data transmission, comprising:
A method for Serial-Peripheral-Interface (SPI) data transmission, comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
1. Field of the Invention
The invention relates to data transmission, and more particularly to Serial-Peripheral-Interface (SPI) data transmission.
2. Description of the Related Art
The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
FIG. 1 is a block diagram of a conventional system 100 for SPI data transmission;
FIG. 2 is a conventional schematic diagram of signals communicated between an SPI controller and an SPI slave of FIG. 1;
The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
FIG. 3 is a block diagram of a system 300 for Serial-Peripheral-Interface (SPI) data transmission according to the invention. The system 300 includes an SPI controller 310 and an SPI slave 320. After receiving data from a Peripheral Component Interconnect (PCI) bus, the SPI controller 310 implements transmission of received data to the SPI slave 320. The SPI slave 320 operates according to a clock signal.
The SPI controller 310 includes a buffer 312. The SPI slave 320 includes a buffer 322 and a memory 324, wherein the size of the buffer 322 greatly exceeds the size of the buffer 312. In one embodiment, the size of the buffer 312 is 2I bytes, the size of the buffer 322 is 2J bytes, and the size of the buffer 322 is 2(J-I) times of the size of the buffer 312, wherein I and J are natural numbers. For example, the size of the buffer 322 is 256 bytes, while the size of the buffer 312 can only be 16 bytes, and the size of the buffer 322 is 16 times the size of the buffer 312.
On a serial bus, e.g. I2C bus, SPI bus: using a handshaking protocol, e.g. RS232C link
Computing and data processing
From the US filing history. Foreign family members aren’t listed.