Generation of a normalized random bit flow
AssigneeSTMicroelectronics S.r.l.
InventorsPierre-Yvan Liardet, Yannick Teglia, Ambroise Tomei
Life of this patent
Estimating the term…
Abstract
A method and a circuit for normalizing a noise source providing an initial bit flow, including conditioning the state of an output bit to the respective states of the bits of the initial flow examined by words of identical lengths and, upon occurrence of a word of bits of identical states, conditioning the state of the current output bit to the state of at least one previous output bit.
Claims8
A method for normalizing a noise source providing an initial bit flow to a normalization circuit, the method comprising:
- determining a state of an output bit output from a determination circuit, the state of the output bit based at least in part on respective states of the bits of the initial bit flow detected by a determination circuit that analyzes multibit words of identical lengths;
- upon detection of a word with bits of identical states, further determining the state of the output bit based in part on the state of at least one previous output bit provided by a feedback signal;
- and
- outputting, from the normalization circuit, the output bit to produce an output bit flow having a constant rate, wherein bits in the output bit flow are equally spaced in time.
A circuit for normalizing a bit flow coming from a noise source, the circuit comprising:
- a storage circuit for storing an initial bit flow to allow processing of the initial bit flow by analysis words of identical length;
- and
- a determination circuit for detecting a state of each bit in each analysis word of the initial bit flow, and for outputting, for every analysis word, an output bit based at least in part on a combination of the states of the bits in the analysis word to produce an output bit flow having bits that are equally spaced in time, wherein upon occurrence of an analysis word having bits of identical states, the state of the output bit is further determined in part based on the state of at least one previous output bit provided by a feedback signal.
A system for generating a normalized bit flow, the system comprising:
- an initial bit flow generated by at least one noise source and at least one analog-to-digital conversion circuit;
- a storage circuit for storing at least a portion of the initial bit flow to allow processing of the bits by analysis words of identical length;
- and
- a determination circuit connected to said storage circuit for detecting a state of each bit in each analysis word, and for outputting the normalized bit flow, the normalized bit flow comprising output bits that are equally spaced in time, the state of each output bit based in part on a combination of the states of the bits in the respective analysis word, the state of each output bit is being further determined in part based on the state of at least one previous output bit provided as a feedback signal from the normalized bit flow when the analysis word consists of bits of identical states.
Dependencies are inferred from the claim text.