Back to results
US 7,679,957 B2Granted
Redundant non-volatile memory cell
AssigneeVirage Logic Corporation
InventorsYanjun Ma, William T. Colleran, Vadim Gutnik
Life of this patent
Estimating the term…
Abstract
Two floating gate devices are arranged in a redundant configuration in a non-volatile memory (NVM) such that stress induced leakage current (SILC) or other failures do not result in a complete loss of memory storage. The redundant NVM may be arranged as a series configuration, a parallel configuration, a single-ended device, a differential device, a simple logic circuit function, a complex logic circuit function, and/or as part of an RFID tag system.
Claims35
A non-volatile memory (NYM) circuit, comprising:
- a first field effect transistor (FET) circuit of a first type, wherein the first FET circuit includes a first floating gate terminal configured to be programmed to an “on” state or an “off” state;
- and
- a second FET circuit of the first type, wherein the first FET circuit is arranged in a redundant circuit configuration with respect to the second FET circuit, the second FET circuit includes a second floating gate terminal configured to be programmed to an “on” state or an “off” state, and wherein the redundant circuit configuration is configured to cause the first and second FET circuit to assume the same “on” or “off” state upon programming.
A non-volatile memory (NVM) circuit, comprising:
- a first floating gate field effect transistor (FET) circuit of a first type configured to be programmed to an “on” state or an “off” state, wherein the first FET circuit includes a first floating gate terminal;
- a second FET floating gate FET circuit of the first type, configured to be programmed to an “on” state or an “off” state, wherein the second FET circuit includes a second floating gate terminal;
- and
- a redundant configuration means for configuring the first FET circuit in a redundant circuit configuration with respect to the second FET circuit, wherein the redundant configuration means is configured to cause the first and second FET circuit to assume the same “on” or “off” state upon programming.
1 more element
Dependencies are inferred from the claim text.