Method for fabricating a recessed ohmic contact for a PHEMT structure
AssigneeSkyworks Solutions, Inc.
InventorsJerod F. Mason, Dylan C. Bartle
Life of this patent
Estimating the term…
Loading patent…
AssigneeSkyworks Solutions, Inc.
InventorsJerod F. Mason, Dylan C. Bartle
Estimating the term…
According to an exemplary embodiment, a PHEMT (pseudomorphic high electron mobility transistor) structure includes a conductive channel layer. The PHEMT structure further includes at least one doped layer situated over the conductive channel layer. The at least one doped layer can include a heavily doped layer situated over a lightly doped layer. The PHEMT structure further includes a recessed ohmic contact situated on the conductive channel layer, where the recessed ohmic contact is situated in a source/drain region of the PHEMT structure, and where the recessed ohmic contact extends below the at least one doped layer. According to this exemplary embodiment, the recessed ohmic contact is bonded to the conductive channel layer. The recessed ohmic contact is situated adjacent to the at least one doped layer. The PHEMT structure further includes a spacer layer situated between the at least one doped layer and the conductive channel layer.
A method for fabricating a recessed ohmic contact for a pseudomorphic high electron mobility transistor structure, said pseudomorphic high electron mobility transistor structure comprising a buffer layer, a conductive channel layer situated on said buffer layer, a spacer layer situated on said conductive channel layer, a first etch stop layer situated on said conductive channel layer, a lightly doped layer situated on said first etch stop layer, a second etch stop layer situated on said lightly doped layer, and a heavily doped layer situated on said second etch stop layer, said method comprising steps of:
A method for reducing on-state resistance of a pseudomorphic high electron mobility transistor structure, said pseudomorphic high electron mobility transistor structure comprising a buffer layer, a conductive channel layer situated on said buffer layer, a spacer layer situated on said conductive channel layer, a first etch stop layer situated on said conductive channel layer, a lightly doped layer situated on said first etch stop layer, a second etch stop layer situated on said lightly doped layer, and a heavily doped layer situated on said second etch stop layer, said method comprising steps of:
Dependencies are inferred from the claim text.