US 7,626,529 B2Granted

Method for digitizing an analog quantity, digitizing device implementing said method, and electromagnetic radiation detector integrating such a device

AssigneeUlis

InventorPatrick Robert

Life of this patent

Estimating the term…

Loading patent…

Abstract

A method of digitizing an analog quantity from an electromagnetic radiation detector including a matrix of juxtaposed elementary sensors, including, for each line or column of the matrix, the steps of: integrating the analog quantity using an integrator stage; converting the integrated analog quantity to a first numerical value via a binary counter and a memory element connected to the output of a comparator stage; converting the first numerical value to an analog signal via an analog-to-digital converter; subtracting the analog signal from the analog quantity to be digitized; amplifying the signal resulting from the subtraction with a gain representing the first numerical value; integrating to produce a second numerical value proportional to the analog signal thereby amplified and forming a second binary number representing the least significant bits; and adding said first and second numerical values to form a number representative of the analog quantity to be integrated.

Claims12

Dependent claims

A method for digitizing an analog quantity (VE) produced by a detector of electromagnetic radiation, in particular infrared radiation, said detector comprising a matrix of juxtaposed elementary sensors, whose interactions with said radiation generate said analog quantity (VE), the method comprising the steps consisting, for each line or for each column of said matrix:

in carrying out a first integration phase of said analog quantity over a first time interval using an integrator stage;
in ordering the interruption of said first integration phase via a comparator stage whereof one input is connected to the output of said integrator stage and the other input to a reference circuit delivering a reference value (Vref);
in converting the analog quantity thereby integrated (VS) to a first numerical value (B) via a binary counter and a memory element connected to the output of said comparator stage;
in storing said first numerical value (B) in the form of a first binary number representing the most significant bits;
wherein said method further comprises the steps consisting, for each line or for each column of said matrix:
in converting said first numerical value (B) thereby obtained to an analog signal (VDAC) similar to the analog quantity to be digitized (VE) via an analog-to-digital converter;
in subtracting said analog signal (VDAC) from said analog quantity to be digitized (VE);
in amplifying the signal (VE−VDAC) resulting from said subtraction with a gain representing said first numerical value (B);
in carrying out a second integration phase using said integrator stage, in order to produce a second numerical value (M) proportional to the analog signal thereby amplified 2B·(VE−VDAC) and forming a second binary number representing the least significant bits;
in adding said first (B) and second (M) numerical values in order to form a number (N) representative of said analog quantity to be integrated (VE).

7 more elements

A device for digitizing an analog quantity (VE) produced by a detector of electromagnetic radiation, in particular infrared radiation, said detector comprising a matrix of juxtaposed elementary sensors, whose interactions with said radiation generate said analog quantity, said device comprising, the method comprising the steps consisting, for each line or for each column of said matrix:

an integrator stage comprising an operational amplifier, at least one capacitor (C) and an electrically controllable switching device connected in parallel between the output and the reversing input (−) of said operational amplifier, said integrator stage being suitable for integrating said analog quantity (VE) when said switching device is open;
a comparator stage comprising a single operational amplifier, and whereof the reversing input (−) is connected to the output of said integrator stage and the other input is connected to a reference circuit delivering a reference value (Vref);
a binary counter connected to two memory elements, controlled by the output of said comparator stage and suitable for determining a first numerical value (B) proportional to said integrated analog quantity (VS);
means for storing said first numerical value (B);
a reverse feedback circuit, whereof the input is connected to the output of said memory element and comprising:
a converter suitable for converting said first numerical value (B) to an analog signal (VDAC) similar to said analog quantity (VE),
means for subtracting said analog signal (VDAC) from said analog quantity (VE),
and means for amplifying the signal (VE−VDAC) resulting from said subtraction with a gain (2B) depending on the number B of bits of said first numerical value,
the output of said reverse feedback circuit being connected to the input of said integrator stage, so that the latter produces a second numerical value (M) proportional to the analog signal thereby amplified (2B·[VE−VDAC]);
means for adding said first (B) and second (M) numerical values in order to form a number (N) representative of said analog quantity to be integrated (VE).

7 more elements

Dependencies are inferred from the claim text.