Back to results
US 7,622,974 B2Granted
Semiconductor device
AssigneeNEC Electronics Corporation
InventorsMuneaki Matsushige, Hiroyuki Satake
Life of this patent
Estimating the term…
Abstract
A semiconductor integrated circuit apparatus includes a periodic signal generation circuit connected with N logical circuits, wherein the N is a natural number, outputting a periodic signal. The periodic signal generation circuit includes a reset circuit outputting a reset signal initializing according to outputs from a first stage logic circuit to N−1th logic circuit.
Claims9
A semiconductor integrated circuit apparatus comprising:
- a periodic signal generation circuit connected with N logical circuits, wherein the N is a natural number, outputting a periodic signal;
- and
- a reset circuit outputting a reset signal initializing according to outputs from a first stage logic circuit to N−1th logic circuit among the N logic circuits,
- wherein the reset circuit comprises:
- a plurality of NOR gate input with at least two of the output signals among the output signals from the first stage logic circuit to the N−1th logic circuit;
- and
- an AND gate input with outputs from the plurality of NOR gate.
4 more elements
A semiconductor integrated circuit, comprising:
- a shift register having a plurality of registers including a first stage register coupled to an input of the shift register, a final stage register coupled to an output of the shift register, and other registers coupled between the first stage register and the final stage register, each of the registers being respectively responsive to a clock signal to transfer an input signal at the input of the shift register towards the output of the shift register;
- and
- a reset circuit coupled to receive output signals from each of the registers except for the final stage register to set another input signal for the shift register in response selectively to the first stage register and the other registers among the registers in the shift register.
A semiconductor integrated circuit, comprising:
- a shift register including a first stage register, final stage register, and other registers connected between the first stage register and the final stage register, and capable of shifting an input data from the first stage register to the final stage register via the other registers, each of the first register and the final register, and each of the other registers receiving a synchronized clock signal;
- and
- a reset circuit outputting a reset signal to set another input data to the shift register in response to an output signal from the shift register,
- wherein the final stage register does not set a data to the first stage register in the shift register.
1 more element
A semiconductor integrated circuit, comprising:
- a function block to which an input data is set and capable of performing a predetermined operation to the input data in response to a clock signal;
- and
- a reset circuit outputting a reset signal to set another input data to the function block in response to a phenomenon generated in the function block caused by an abnormal reduction of an amplitude of the clock signal.
Dependencies are inferred from the claim text.